/usr/src/linux-headers-5.15.0-181/arch/arm/include/debug
NameSizeModeActions
8250.S10680644editdlrm
asm9260.S6450644editdlrm
at91.S10410644editdlrm
bcm63xx.S6430644editdlrm
brcmstb.S59570644editdlrm
clps711x.S7670644editdlrm
dc21285.S8420644editdlrm
digicolor.S6480644editdlrm
exynos.S11660644editdlrm
icedcc.S14840644editdlrm
imx-uart.h54220644editdlrm
imx.S12060644editdlrm
meson.S7710644editdlrm
msm.S10370644editdlrm
omap2plus.S20920644editdlrm
palmchip.S1990644editdlrm
pl01x.S8960644editdlrm
renesas-scif.S10740644editdlrm
s3c24xx.S10700644editdlrm
s5pv210.S8910644editdlrm
sa1100.S16810644editdlrm
samsung.S19030644editdlrm
sti.S10220644editdlrm
stm32.S11620644editdlrm
tegra.S65000644editdlrm
uncompress.h2220644editdlrm
ux500.S10320644editdlrm
vexpress.S12160644editdlrm
vf.S9230644editdlrm
vt8500.S7740644editdlrm
zynq.S12770644editdlrm
Edit: /usr/src/linux-headers-5.15.0-181/arch/arm/include/debug/msm.S (1037B)
/* SPDX-License-Identifier: GPL-2.0-only */ /* * * Copyright (C) 2007 Google, Inc. * Copyright (c) 2011, Code Aurora Forum. All rights reserved. * Author: Brian Swetland */ .macro addruart, rp, rv, tmp ldr \rp, =CONFIG_DEBUG_UART_PHYS ldr \rv, =CONFIG_DEBUG_UART_VIRT .endm .macro senduart, rd, rx ARM_BE8(rev \rd, \rd ) @ Write the 1 character to UARTDM_TF str \rd, [\rx, #0x70] .endm .macro waituartcts,rd,rx .endm .macro waituarttxrdy, rd, rx @ check for TX_EMT in UARTDM_SR ldr \rd, [\rx, #0x08] ARM_BE8(rev \rd, \rd ) tst \rd, #0x08 bne 1002f @ wait for TXREADY in UARTDM_ISR 1001: ldr \rd, [\rx, #0x14] ARM_BE8(rev \rd, \rd ) tst \rd, #0x80 beq 1001b 1002: @ Clear TX_READY by writing to the UARTDM_CR register mov \rd, #0x300 ARM_BE8(rev \rd, \rd ) str \rd, [\rx, #0x10] @ Write 0x1 to NCF register mov \rd, #0x1 ARM_BE8(rev \rd, \rd ) str \rd, [\rx, #0x40] @ UARTDM reg. Read to induce delay ldr \rd, [\rx, #0x08] .endm .macro busyuart, rd, rx .endm