/usr/src/linux-headers-5.15.0-181/arch/m68k/include/asm/
/usr/src/linux-headers-5.15.0-181/arch/m68k/include/asm
NameSizeModeActions
adb_iop.h11880644editdlrm
amigahw.h107370644editdlrm
amigaints.h35830644editdlrm
amigayle.h32710644editdlrm
amipcmcia.h25680644editdlrm
apollohw.h24100644editdlrm
asm-offsets.h350644editdlrm
asm-prototypes.h2110644editdlrm
atarihw.h209190644editdlrm
atariints.h56910644editdlrm
atarikb.h14340644editdlrm
atari_joystick.h4570644editdlrm
atari_stdma.h5140644editdlrm
atari_stram.h5280644editdlrm
atomic.h50160644editdlrm
bitops.h128270644editdlrm
blinken.h6410644editdlrm
bootinfo.h7830644editdlrm
bootstd.h47470644editdlrm
bug.h6590644editdlrm
bvme6000hw.h35290644editdlrm
cache.h2960644editdlrm
cacheflush.h1330644editdlrm
cacheflush_mm.h71730644editdlrm
cacheflush_no.h18840644editdlrm
checksum.h34970644editdlrm
cmpxchg.h31890644editdlrm
coldfire.h16530644editdlrm
contregs.h33900644editdlrm
current.h5800644editdlrm
delay.h35040644editdlrm
div64.h8580644editdlrm
dma.h170400644editdlrm
dsp56k.h12690644editdlrm
dvma.h99030644editdlrm
elf.h31450644editdlrm
entry.h59020644editdlrm
export.h530644editdlrm
fb.h9210644editdlrm
fbio.h101060644editdlrm
flat.h3330644editdlrm
floppy.h53300644editdlrm
fpu.h5350644editdlrm
ftrace.h120644editdlrm
gpio.h22940644editdlrm
hash.h21150644editdlrm
hp300hw.h1860644editdlrm
hwtest.h4670644editdlrm
ide.h17080644editdlrm
idprom.h7250644editdlrm
intersil.h11340644editdlrm
io.h2440644editdlrm
io_mm.h131980644editdlrm
io_no.h41960644editdlrm
irq.h26340644editdlrm
irqflags.h16520644editdlrm
Kbuild1650644editdlrm
kexec.h7320644editdlrm
kmap.h17540644editdlrm
linkage.h15830644editdlrm
m52xxacr.h36600644editdlrm
m53xxacr.h36830644editdlrm
m53xxsim.h552620644editdlrm
m54xxacr.h49340644editdlrm
m54xxgpt.h37500644editdlrm
m54xxpci.h62760644editdlrm
m54xxsim.h38920644editdlrm
m520xsim.h73230644editdlrm
m523xsim.h78820644editdlrm
m525xsim.h108220644editdlrm
m527xsim.h138350644editdlrm
m528xsim.h95990644editdlrm
m5206sim.h65550644editdlrm
m5272sim.h61990644editdlrm
m5307sim.h76980644editdlrm
m5407sim.h62890644editdlrm
m5441xsim.h102940644editdlrm
machdep.h13310644editdlrm
machines.h32090644editdlrm
machw.h5880644editdlrm
macintosh.h24380644editdlrm
macints.h32100644editdlrm
mac_asc.h5200644editdlrm
mac_baboon.h9990644editdlrm
mac_iop.h54990644editdlrm
mac_oss.h18730644editdlrm
mac_psc.h74270644editdlrm
mac_via.h117180644editdlrm
math-emu.h68970644editdlrm
MC68EZ328.h386500644editdlrm
MC68VZ328.h420060644editdlrm
MC68328.h387240644editdlrm
mc146818rtc.h5980644editdlrm
mcf8390.h38440644editdlrm
mcfclk.h9610644editdlrm
mcfdma.h66620644editdlrm
mcfgpio.h82690644editdlrm
mcfintc.h31610644editdlrm
mcfmmu.h37610644editdlrm
mcfpit.h22780644editdlrm
mcfqspi.h14660644editdlrm
mcfsim.h15310644editdlrm
mcfslt.h12400644editdlrm
mcftimer.h23570644editdlrm
mcfuart.h70760644editdlrm
mcfwdebug.h51060644editdlrm
mcf_pgalloc.h20000644editdlrm
mcf_pgtable.h83120644editdlrm
mmu.h2430644editdlrm
mmu_context.h72070644editdlrm
module.h8470644editdlrm
module.lds.h910644editdlrm
motorola_pgalloc.h21460644editdlrm
motorola_pgtable.h76100644editdlrm
movs.h14720644editdlrm
mvme16xhw.h22160644editdlrm
mvme147hw.h29380644editdlrm
natfeat.h5330644editdlrm
nettel.h30230644editdlrm
nubus.h12620644editdlrm
openprom.h81730644editdlrm
oplib.h97680644editdlrm
page.h17280644editdlrm
page_mm.h33990644editdlrm
page_no.h13220644editdlrm
page_offset.h2560644editdlrm
parport.h8370644editdlrm
pci.h2580644editdlrm
pgalloc.h4440644editdlrm
pgtable.h1270644editdlrm
pgtable_mm.h49310644editdlrm
pgtable_no.h14380644editdlrm
processor.h41580644editdlrm
ptrace.h6430644editdlrm
q40ints.h7490644editdlrm
q40_master.h23570644editdlrm
quicc_simple.h18300644editdlrm
raw_io.h120030644editdlrm
serial.h11650644editdlrm
setup.h94670644editdlrm
signal.h13770644editdlrm
smp.h320644editdlrm
string.h17170644editdlrm
sun3-head.h3530644editdlrm
sun3ints.h9890644editdlrm
sun3mmu.h50250644editdlrm
sun3x.h8680644editdlrm
sun3xflop.h57570644editdlrm
sun3xprom.h13430644editdlrm
sun3_pgalloc.h12670644editdlrm
sun3_pgtable.h65830644editdlrm
switch_to.h15490644editdlrm
syscall.h2510644editdlrm
thread_info.h22370644editdlrm
timex.h9740644editdlrm
tlb.h1350644editdlrm
tlbflush.h59890644editdlrm
traps.h86150644editdlrm
uaccess.h125630644editdlrm
ucontext.h5700644editdlrm
unistd.h9930644editdlrm
user.h38740644editdlrm
vga.h9020644editdlrm
virtconvert.h8340644editdlrm
vmalloc.h900644editdlrm
zorro.h12220644editdlrm
Edit: /usr/src/linux-headers-5.15.0-181/arch/m68k/include/asm/m523xsim.h (7882B)
/* SPDX-License-Identifier: GPL-2.0 */ /****************************************************************************/ /* * m523xsim.h -- ColdFire 523x System Integration Module support. * * (C) Copyright 2003-2005, Greg Ungerer */ /****************************************************************************/ #ifndef m523xsim_h #define m523xsim_h /****************************************************************************/ #define CPU_NAME "COLDFIRE(m523x)" #define CPU_INSTR_PER_JIFFY 3 #define MCF_BUSCLK (MCF_CLK / 2) #include /* * Define the 523x SIM register set addresses. */ #define MCFICM_INTC0 (MCF_IPSBAR + 0x0c00) /* Base for Interrupt Ctrl 0 */ #define MCFICM_INTC1 (MCF_IPSBAR + 0x0d00) /* Base for Interrupt Ctrl 0 */ #define MCFINTC_IPRH 0x00 /* Interrupt pending 32-63 */ #define MCFINTC_IPRL 0x04 /* Interrupt pending 1-31 */ #define MCFINTC_IMRH 0x08 /* Interrupt mask 32-63 */ #define MCFINTC_IMRL 0x0c /* Interrupt mask 1-31 */ #define MCFINTC_INTFRCH 0x10 /* Interrupt force 32-63 */ #define MCFINTC_INTFRCL 0x14 /* Interrupt force 1-31 */ #define MCFINTC_IRLR 0x18 /* */ #define MCFINTC_IACKL 0x19 /* */ #define MCFINTC_ICR0 0x40 /* Base ICR register */ #define MCFINT_VECBASE 64 /* Vector base number */ #define MCFINT_UART0 13 /* Interrupt number for UART0 */ #define MCFINT_UART1 14 /* Interrupt number for UART1 */ #define MCFINT_UART2 15 /* Interrupt number for UART2 */ #define MCFINT_I2C0 17 /* Interrupt number for I2C */ #define MCFINT_QSPI 18 /* Interrupt number for QSPI */ #define MCFINT_FECRX0 23 /* Interrupt number for FEC */ #define MCFINT_FECTX0 27 /* Interrupt number for FEC */ #define MCFINT_FECENTC0 29 /* Interrupt number for FEC */ #define MCFINT_PIT1 36 /* Interrupt number for PIT1 */ #define MCF_IRQ_UART0 (MCFINT_VECBASE + MCFINT_UART0) #define MCF_IRQ_UART1 (MCFINT_VECBASE + MCFINT_UART1) #define MCF_IRQ_UART2 (MCFINT_VECBASE + MCFINT_UART2) #define MCF_IRQ_FECRX0 (MCFINT_VECBASE + MCFINT_FECRX0) #define MCF_IRQ_FECTX0 (MCFINT_VECBASE + MCFINT_FECTX0) #define MCF_IRQ_FECENTC0 (MCFINT_VECBASE + MCFINT_FECENTC0) #define MCF_IRQ_QSPI (MCFINT_VECBASE + MCFINT_QSPI) #define MCF_IRQ_PIT1 (MCFINT_VECBASE + MCFINT_PIT1) #define MCF_IRQ_I2C0 (MCFINT_VECBASE + MCFINT_I2C0) /* * SDRAM configuration registers. */ #define MCFSIM_DCR (MCF_IPSBAR + 0x44) /* Control */ #define MCFSIM_DACR0 (MCF_IPSBAR + 0x48) /* Base address 0 */ #define MCFSIM_DMR0 (MCF_IPSBAR + 0x4c) /* Address mask 0 */ #define MCFSIM_DACR1 (MCF_IPSBAR + 0x50) /* Base address 1 */ #define MCFSIM_DMR1 (MCF_IPSBAR + 0x54) /* Address mask 1 */ /* * Reset Control Unit (relative to IPSBAR). */ #define MCF_RCR (MCF_IPSBAR + 0x110000) #define MCF_RSR (MCF_IPSBAR + 0x110001) #define MCF_RCR_SWRESET 0x80 /* Software reset bit */ #define MCF_RCR_FRCSTOUT 0x40 /* Force external reset */ /* * UART module. */ #define MCFUART_BASE0 (MCF_IPSBAR + 0x200) #define MCFUART_BASE1 (MCF_IPSBAR + 0x240) #define MCFUART_BASE2 (MCF_IPSBAR + 0x280) /* * FEC ethernet module. */ #define MCFFEC_BASE0 (MCF_IPSBAR + 0x1000) #define MCFFEC_SIZE0 0x800 /* * QSPI module. */ #define MCFQSPI_BASE (MCF_IPSBAR + 0x340) #define MCFQSPI_SIZE 0x40 #define MCFQSPI_CS0 91 #define MCFQSPI_CS1 92 #define MCFQSPI_CS2 103 #define MCFQSPI_CS3 99 /* * GPIO module. */ #define MCFGPIO_PODR_ADDR (MCF_IPSBAR + 0x100000) #define MCFGPIO_PODR_DATAH (MCF_IPSBAR + 0x100001) #define MCFGPIO_PODR_DATAL (MCF_IPSBAR + 0x100002) #define MCFGPIO_PODR_BUSCTL (MCF_IPSBAR + 0x100003) #define MCFGPIO_PODR_BS (MCF_IPSBAR + 0x100004) #define MCFGPIO_PODR_CS (MCF_IPSBAR + 0x100005) #define MCFGPIO_PODR_SDRAM (MCF_IPSBAR + 0x100006) #define MCFGPIO_PODR_FECI2C (MCF_IPSBAR + 0x100007) #define MCFGPIO_PODR_UARTH (MCF_IPSBAR + 0x100008) #define MCFGPIO_PODR_UARTL (MCF_IPSBAR + 0x100009) #define MCFGPIO_PODR_QSPI (MCF_IPSBAR + 0x10000A) #define MCFGPIO_PODR_TIMER (MCF_IPSBAR + 0x10000B) #define MCFGPIO_PODR_ETPU (MCF_IPSBAR + 0x10000C) #define MCFGPIO_PDDR_ADDR (MCF_IPSBAR + 0x100010) #define MCFGPIO_PDDR_DATAH (MCF_IPSBAR + 0x100011) #define MCFGPIO_PDDR_DATAL (MCF_IPSBAR + 0x100012) #define MCFGPIO_PDDR_BUSCTL (MCF_IPSBAR + 0x100013) #define MCFGPIO_PDDR_BS (MCF_IPSBAR + 0x100014) #define MCFGPIO_PDDR_CS (MCF_IPSBAR + 0x100015) #define MCFGPIO_PDDR_SDRAM (MCF_IPSBAR + 0x100016) #define MCFGPIO_PDDR_FECI2C (MCF_IPSBAR + 0x100017) #define MCFGPIO_PDDR_UARTH (MCF_IPSBAR + 0x100018) #define MCFGPIO_PDDR_UARTL (MCF_IPSBAR + 0x100019) #define MCFGPIO_PDDR_QSPI (MCF_IPSBAR + 0x10001A) #define MCFGPIO_PDDR_TIMER (MCF_IPSBAR + 0x10001B) #define MCFGPIO_PDDR_ETPU (MCF_IPSBAR + 0x10001C) #define MCFGPIO_PPDSDR_ADDR (MCF_IPSBAR + 0x100020) #define MCFGPIO_PPDSDR_DATAH (MCF_IPSBAR + 0x100021) #define MCFGPIO_PPDSDR_DATAL (MCF_IPSBAR + 0x100022) #define MCFGPIO_PPDSDR_BUSCTL (MCF_IPSBAR + 0x100023) #define MCFGPIO_PPDSDR_BS (MCF_IPSBAR + 0x100024) #define MCFGPIO_PPDSDR_CS (MCF_IPSBAR + 0x100025) #define MCFGPIO_PPDSDR_SDRAM (MCF_IPSBAR + 0x100026) #define MCFGPIO_PPDSDR_FECI2C (MCF_IPSBAR + 0x100027) #define MCFGPIO_PPDSDR_UARTH (MCF_IPSBAR + 0x100028) #define MCFGPIO_PPDSDR_UARTL (MCF_IPSBAR + 0x100029) #define MCFGPIO_PPDSDR_QSPI (MCF_IPSBAR + 0x10002A) #define MCFGPIO_PPDSDR_TIMER (MCF_IPSBAR + 0x10002B) #define MCFGPIO_PPDSDR_ETPU (MCF_IPSBAR + 0x10002C) #define MCFGPIO_PCLRR_ADDR (MCF_IPSBAR + 0x100030) #define MCFGPIO_PCLRR_DATAH (MCF_IPSBAR + 0x100031) #define MCFGPIO_PCLRR_DATAL (MCF_IPSBAR + 0x100032) #define MCFGPIO_PCLRR_BUSCTL (MCF_IPSBAR + 0x100033) #define MCFGPIO_PCLRR_BS (MCF_IPSBAR + 0x100034) #define MCFGPIO_PCLRR_CS (MCF_IPSBAR + 0x100035) #define MCFGPIO_PCLRR_SDRAM (MCF_IPSBAR + 0x100036) #define MCFGPIO_PCLRR_FECI2C (MCF_IPSBAR + 0x100037) #define MCFGPIO_PCLRR_UARTH (MCF_IPSBAR + 0x100038) #define MCFGPIO_PCLRR_UARTL (MCF_IPSBAR + 0x100039) #define MCFGPIO_PCLRR_QSPI (MCF_IPSBAR + 0x10003A) #define MCFGPIO_PCLRR_TIMER (MCF_IPSBAR + 0x10003B) #define MCFGPIO_PCLRR_ETPU (MCF_IPSBAR + 0x10003C) /* * PIT timer base addresses. */ #define MCFPIT_BASE1 (MCF_IPSBAR + 0x150000) #define MCFPIT_BASE2 (MCF_IPSBAR + 0x160000) #define MCFPIT_BASE3 (MCF_IPSBAR + 0x170000) #define MCFPIT_BASE4 (MCF_IPSBAR + 0x180000) /* * EPort */ #define MCFEPORT_EPPAR (MCF_IPSBAR + 0x130000) #define MCFEPORT_EPDDR (MCF_IPSBAR + 0x130002) #define MCFEPORT_EPIER (MCF_IPSBAR + 0x130003) #define MCFEPORT_EPDR (MCF_IPSBAR + 0x130004) #define MCFEPORT_EPPDR (MCF_IPSBAR + 0x130005) #define MCFEPORT_EPFR (MCF_IPSBAR + 0x130006) /* * Generic GPIO support */ #define MCFGPIO_PODR MCFGPIO_PODR_ADDR #define MCFGPIO_PDDR MCFGPIO_PDDR_ADDR #define MCFGPIO_PPDR MCFGPIO_PPDSDR_ADDR #define MCFGPIO_SETR MCFGPIO_PPDSDR_ADDR #define MCFGPIO_CLRR MCFGPIO_PCLRR_ADDR #define MCFGPIO_PIN_MAX 107 #define MCFGPIO_IRQ_MAX 8 #define MCFGPIO_IRQ_VECBASE MCFINT_VECBASE /* * Pin Assignment */ #define MCFGPIO_PAR_AD (MCF_IPSBAR + 0x100040) #define MCFGPIO_PAR_BUSCTL (MCF_IPSBAR + 0x100042) #define MCFGPIO_PAR_BS (MCF_IPSBAR + 0x100044) #define MCFGPIO_PAR_CS (MCF_IPSBAR + 0x100045) #define MCFGPIO_PAR_SDRAM (MCF_IPSBAR + 0x100046) #define MCFGPIO_PAR_FECI2C (MCF_IPSBAR + 0x100047) #define MCFGPIO_PAR_UART (MCF_IPSBAR + 0x100048) #define MCFGPIO_PAR_QSPI (MCF_IPSBAR + 0x10004A) #define MCFGPIO_PAR_TIMER (MCF_IPSBAR + 0x10004C) #define MCFGPIO_PAR_ETPU (MCF_IPSBAR + 0x10004E) /* * DMA unit base addresses. */ #define MCFDMA_BASE0 (MCF_IPSBAR + 0x100) #define MCFDMA_BASE1 (MCF_IPSBAR + 0x140) #define MCFDMA_BASE2 (MCF_IPSBAR + 0x180) #define MCFDMA_BASE3 (MCF_IPSBAR + 0x1C0) /* * I2C module. */ #define MCFI2C_BASE0 (MCF_IPSBAR + 0x300) #define MCFI2C_SIZE0 0x40 /****************************************************************************/ #endif /* m523xsim_h */