/usr/src/linux-headers-5.15.0-181/arch/microblaze/include/asm
NameSizeModeActions
asm-compat.h5180644editdlrm
asm-offsets.h350644editdlrm
barrier.h3130644editdlrm
cache.h5100644editdlrm
cacheflush.h32090644editdlrm
checksum.h8060644editdlrm
cpuinfo.h20430644editdlrm
current.h7140644editdlrm
delay.h21380644editdlrm
dma.h4320644editdlrm
elf.h6020644editdlrm
entry.h10180644editdlrm
exceptions.h19280644editdlrm
fixmap.h18740644editdlrm
flat.h19820644editdlrm
ftrace.h6420644editdlrm
futex.h21790644editdlrm
hash.h24290644editdlrm
highmem.h18000644editdlrm
io.h16910644editdlrm
irq.h3760644editdlrm
irqflags.h25290644editdlrm
Kbuild2500644editdlrm
kgdb.h7390644editdlrm
mmu.h40500644editdlrm
mmu_context.h720644editdlrm
mmu_context_mm.h38930644editdlrm
module.h7040644editdlrm
page.h40760644editdlrm
pci-bridge.h44730644editdlrm
pci.h19860644editdlrm
pgalloc.h10420644editdlrm
pgtable.h145260644editdlrm
processor.h26930644editdlrm
ptrace.h5910644editdlrm
pvr.h87910644editdlrm
registers.h15080644editdlrm
seccomp.h2560644editdlrm
sections.h5010644editdlrm
setup.h8230644editdlrm
string.h4940644editdlrm
switch_to.h4930644editdlrm
syscall.h23460644editdlrm
thread_info.h39790644editdlrm
timex.h2660644editdlrm
tlbflush.h15790644editdlrm
uaccess.h81210644editdlrm
unistd.h10510644editdlrm
unwind.h6110644editdlrm
vmalloc.h1080644editdlrm
Edit: /usr/src/linux-headers-5.15.0-181/arch/microblaze/include/asm/cpuinfo.h (2043B)
/* SPDX-License-Identifier: GPL-2.0 */ /* * Generic support for queying CPU info * * Copyright (C) 2007-2009 Michal Simek * Copyright (C) 2007-2009 PetaLogix * Copyright (C) 2007 John Williams */ #ifndef _ASM_MICROBLAZE_CPUINFO_H #define _ASM_MICROBLAZE_CPUINFO_H #include /* CPU Version and FPGA Family code conversion table type */ struct cpu_ver_key { const char *s; const unsigned k; }; extern const struct cpu_ver_key cpu_ver_lookup[]; struct family_string_key { const char *s; const unsigned k; }; extern const struct family_string_key family_string_lookup[]; struct cpuinfo { /* Core CPU configuration */ u32 use_instr; u32 use_mult; u32 use_fpu; u32 use_exc; u32 ver_code; u32 mmu; u32 mmu_privins; u32 endian; /* CPU caches */ u32 use_icache; u32 icache_tagbits; u32 icache_write; u32 icache_line_length; u32 icache_size; unsigned long icache_base; unsigned long icache_high; u32 use_dcache; u32 dcache_tagbits; u32 dcache_write; u32 dcache_line_length; u32 dcache_size; u32 dcache_wb; unsigned long dcache_base; unsigned long dcache_high; /* Bus connections */ u32 use_dopb; u32 use_iopb; u32 use_dlmb; u32 use_ilmb; u32 num_fsl; /* CPU interrupt line info */ u32 irq_edge; u32 irq_positive; u32 area_optimised; /* HW debug support */ u32 hw_debug; u32 num_pc_brk; u32 num_rd_brk; u32 num_wr_brk; u32 cpu_clock_freq; /* store real freq of cpu */ /* FPGA family */ u32 fpga_family_code; /* User define */ u32 pvr_user1; u32 pvr_user2; }; extern struct cpuinfo cpuinfo; /* fwd declarations of the various CPUinfo populators */ void setup_cpuinfo(void); void setup_cpuinfo_clk(void); void set_cpuinfo_static(struct cpuinfo *ci, struct device_node *cpu); void set_cpuinfo_pvr_full(struct cpuinfo *ci, struct device_node *cpu); static inline unsigned int fcpu(struct device_node *cpu, char *n) { u32 val = 0; of_property_read_u32(cpu, n, &val); return val; } #endif /* _ASM_MICROBLAZE_CPUINFO_H */