/usr/src/linux-headers-5.15.0-181/arch/microblaze/include/asm
NameSizeModeActions
asm-compat.h5180644editdlrm
asm-offsets.h350644editdlrm
barrier.h3130644editdlrm
cache.h5100644editdlrm
cacheflush.h32090644editdlrm
checksum.h8060644editdlrm
cpuinfo.h20430644editdlrm
current.h7140644editdlrm
delay.h21380644editdlrm
dma.h4320644editdlrm
elf.h6020644editdlrm
entry.h10180644editdlrm
exceptions.h19280644editdlrm
fixmap.h18740644editdlrm
flat.h19820644editdlrm
ftrace.h6420644editdlrm
futex.h21790644editdlrm
hash.h24290644editdlrm
highmem.h18000644editdlrm
io.h16910644editdlrm
irq.h3760644editdlrm
irqflags.h25290644editdlrm
Kbuild2500644editdlrm
kgdb.h7390644editdlrm
mmu.h40500644editdlrm
mmu_context.h720644editdlrm
mmu_context_mm.h38930644editdlrm
module.h7040644editdlrm
page.h40760644editdlrm
pci-bridge.h44730644editdlrm
pci.h19860644editdlrm
pgalloc.h10420644editdlrm
pgtable.h145260644editdlrm
processor.h26930644editdlrm
ptrace.h5910644editdlrm
pvr.h87910644editdlrm
registers.h15080644editdlrm
seccomp.h2560644editdlrm
sections.h5010644editdlrm
setup.h8230644editdlrm
string.h4940644editdlrm
switch_to.h4930644editdlrm
syscall.h23460644editdlrm
thread_info.h39790644editdlrm
timex.h2660644editdlrm
tlbflush.h15790644editdlrm
uaccess.h81210644editdlrm
unistd.h10510644editdlrm
unwind.h6110644editdlrm
vmalloc.h1080644editdlrm
Edit: /usr/src/linux-headers-5.15.0-181/arch/microblaze/include/asm/exceptions.h (1928B)
/* SPDX-License-Identifier: GPL-2.0 */ /* * Preliminary support for HW exception handing for Microblaze * * Copyright (C) 2008-2009 Michal Simek * Copyright (C) 2008-2009 PetaLogix * Copyright (C) 2005 John Williams */ #ifndef _ASM_MICROBLAZE_EXCEPTIONS_H #define _ASM_MICROBLAZE_EXCEPTIONS_H #ifdef __KERNEL__ #ifndef __ASSEMBLY__ /* Macros to enable and disable HW exceptions in the MSR */ /* Define MSR enable bit for HW exceptions */ #define HWEX_MSR_BIT (1 << 8) #if CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR #define __enable_hw_exceptions() \ __asm__ __volatile__ (" msrset r0, %0; \ nop;" \ : \ : "i" (HWEX_MSR_BIT) \ : "memory") #define __disable_hw_exceptions() \ __asm__ __volatile__ (" msrclr r0, %0; \ nop;" \ : \ : "i" (HWEX_MSR_BIT) \ : "memory") #else /* !CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR */ #define __enable_hw_exceptions() \ __asm__ __volatile__ (" \ mfs r12, rmsr; \ nop; \ ori r12, r12, %0; \ mts rmsr, r12; \ nop;" \ : \ : "i" (HWEX_MSR_BIT) \ : "memory", "r12") #define __disable_hw_exceptions() \ __asm__ __volatile__ (" \ mfs r12, rmsr; \ nop; \ andi r12, r12, ~%0; \ mts rmsr, r12; \ nop;" \ : \ : "i" (HWEX_MSR_BIT) \ : "memory", "r12") #endif /* CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR */ asmlinkage void full_exception(struct pt_regs *regs, unsigned int type, int fsr, int addr); asmlinkage void sw_exception(struct pt_regs *regs); void bad_page_fault(struct pt_regs *regs, unsigned long address, int sig); void die(const char *str, struct pt_regs *fp, long err); void _exception(int signr, struct pt_regs *regs, int code, unsigned long addr); #endif /*__ASSEMBLY__ */ #endif /* __KERNEL__ */ #endif /* _ASM_MICROBLAZE_EXCEPTIONS_H */