/usr/src/linux-headers-5.15.0-181/include/linux/mfd
NameSizeModeActions
abx500/-0755rm
arizona/-0755rm
atc260x/-0755rm
da9052/-0755rm
da9055/-0755rm
da9062/-0755rm
da9063/-0755rm
da9150/-0755rm
madera/-0755rm
mt6323/-0755rm
mt6358/-0755rm
mt6359/-0755rm
mt6359p/-0755rm
mt6397/-0755rm
pcf50633/-0755rm
samsung/-0755rm
syscon/-0755rm
wcd934x/-0755rm
wm831x/-0755rm
wm8350/-0755rm
wm8994/-0755rm
88pm80x.h100800644editdlrm
88pm860x.h135080644editdlrm
aat2870.h40140644editdlrm
abx500.h24010644editdlrm
ac100.h61210644editdlrm
adp5520.h85060644editdlrm
altera-a10sr.h29550644editdlrm
altera-sysmgr.h7250644editdlrm
as3711.h28080644editdlrm
as3722.h148790644editdlrm
asic3.h123680644editdlrm
atmel-hlcdc.h20940644editdlrm
axp20x.h171050644editdlrm
bcm590xx.h6180644editdlrm
bcm2835-pm.h2350644editdlrm
bd9571mwv.h35370644editdlrm
core.h47600644editdlrm
da8xx-cfgchip.h70460644editdlrm
da903x.h72180644editdlrm
davinci_voicecodec.h26580644editdlrm
db8500-prcmu.h218420644editdlrm
dbx500-prcmu.h142680644editdlrm
dln2.h36170644editdlrm
dm355evm_msp.h28790644editdlrm
ds1wm.h8170644editdlrm
ezx-pcap.h79320644editdlrm
gsc.h18180644editdlrm
hi655x-pmic.h19340644editdlrm
hi6421-pmic.h11840644editdlrm
hi6421-spmi-pmic.h5190644editdlrm
htc-pasic3.h12250644editdlrm
idt8a340_reg.h300240644editdlrm
idt82p33_reg.h29380644editdlrm
imx25-tsadc.h49720644editdlrm
ingenic-tcu.h17530644editdlrm
intel-m10-bmc.h49070644editdlrm
intel_pmc_bxt.h15420644editdlrm
intel_soc_pmic.h16930644editdlrm
intel_soc_pmic_bxtwc.h16410644editdlrm
intel_soc_pmic_mrfld.h22880644editdlrm
ipaq-micro.h37500644editdlrm
iqs62x.h27970644editdlrm
janz.h8460644editdlrm
kempld.h41220644editdlrm
khadas-mcu.h35450644editdlrm
ljca.h10430644editdlrm
lm3533.h24400644editdlrm
lochnagar.h16240644editdlrm
lochnagar1_regs.h78960644editdlrm
lochnagar2_regs.h155500644editdlrm
lp873x.h88960644editdlrm
lp3943.h25980644editdlrm
lp8788-isink.h10690644editdlrm
lp8788.h84240644editdlrm
lp87565.h75880644editdlrm
lpc_ich.h6550644editdlrm
max8907.h75550644editdlrm
max8925.h72040644editdlrm
max8997-private.h120570644editdlrm
max8997.h55130644editdlrm
max8998-private.h44500644editdlrm
max8998.h29830644editdlrm
max14577-private.h157760644editdlrm
max14577.h22810644editdlrm
max77620.h109670644editdlrm
max77650.h18870644editdlrm
max77686-private.h128500644editdlrm
max77686.h20330644editdlrm
max77693-common.h10880644editdlrm
max77693-private.h177050644editdlrm
max77693.h16190644editdlrm
max77843-private.h155890644editdlrm
mc13xxx.h77690644editdlrm
mc13783.h27560644editdlrm
mc13892.h7920644editdlrm
mcp.h16470644editdlrm
menelaus.h12840644editdlrm
motorola-cpcap.h126510644editdlrm
mp2629.h4220644editdlrm
mxs-lradc.h57360644editdlrm
ntxec.h9070644editdlrm
palmas.h1523820644editdlrm
qcom_rpm.h2930644editdlrm
rave-sp.h14480644editdlrm
rc5t583.h95010644editdlrm
rdc321x.h5910644editdlrm
retu.h7230644editdlrm
rk808.h198850644editdlrm
rn5t618.h78400644editdlrm
rohm-bd718x7.h90380644editdlrm
rohm-bd957x.h43620644editdlrm
rohm-bd70528.h110820644editdlrm
rohm-bd71815.h156080644editdlrm
rohm-bd71828.h130840644editdlrm
rohm-generic.h28250644editdlrm
rohm-shared.h6310644editdlrm
rsmu.h8970644editdlrm
rt5033-private.h79270644editdlrm
rt5033.h10980644editdlrm
sc27xx-pmic.h2280644editdlrm
si476x-core.h151920644editdlrm
si476x-platform.h61890644editdlrm
si476x-reports.h45960644editdlrm
sky81452.h3540644editdlrm
sta2x11-mfd.h185650644editdlrm
stm32-lptimer.h21020644editdlrm
stm32-timers.h59480644editdlrm
stmfx.h40510644editdlrm
stmpe.h40830644editdlrm
stpmic1.h57500644editdlrm
stw481x.h14220644editdlrm
sun4i-gpadc.h35640644editdlrm
syscon.h18710644editdlrm
t7l66xb.h6220644editdlrm
tc3589x.h41230644editdlrm
tc6387xb.h5160644editdlrm
tc6393xb.h14020644editdlrm
ti-lmu-register.h56660644editdlrm
ti-lmu.h18570644editdlrm
ti_am335x_tscadc.h60280644editdlrm
tmio.h38940644editdlrm
tps6105x.h30790644editdlrm
tps6507x.h50550644editdlrm
tps6586x.h28020644editdlrm
tps65010.h66850644editdlrm
tps65086.h35810644editdlrm
tps65090.h38140644editdlrm
tps65217.h84360644editdlrm
tps65218.h82180644editdlrm
tps65910.h300930644editdlrm
tps65912.h101450644editdlrm
tps68470.h30020644editdlrm
tps80031.h200590644editdlrm
twl.h254940644editdlrm
twl4030-audio.h81290644editdlrm
twl6040.h67160644editdlrm
ucb1x00.h65590644editdlrm
viperboard.h28020644editdlrm
wl1273-core.h78870644editdlrm
wm97xx.h3690644editdlrm
wm8400-audio.h708190644editdlrm
wm8400-private.h584920644editdlrm
wm8400.h5610644editdlrm
Edit: /usr/src/linux-headers-5.15.0-181/include/linux/mfd/mxs-lradc.h (5736B)
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * Freescale MXS Low Resolution Analog-to-Digital Converter driver * * Copyright (c) 2012 DENX Software Engineering, GmbH. * Copyright (c) 2016 Ksenija Stanojevic * * Author: Marek Vasut */ #ifndef __MFD_MXS_LRADC_H #define __MFD_MXS_LRADC_H #include #include #include #define LRADC_MAX_DELAY_CHANS 4 #define LRADC_MAX_MAPPED_CHANS 8 #define LRADC_MAX_TOTAL_CHANS 16 #define LRADC_DELAY_TIMER_HZ 2000 #define LRADC_CTRL0 0x00 # define LRADC_CTRL0_MX28_TOUCH_DETECT_ENABLE BIT(23) # define LRADC_CTRL0_MX28_TOUCH_SCREEN_TYPE BIT(22) # define LRADC_CTRL0_MX28_YNNSW /* YM */ BIT(21) # define LRADC_CTRL0_MX28_YPNSW /* YP */ BIT(20) # define LRADC_CTRL0_MX28_YPPSW /* YP */ BIT(19) # define LRADC_CTRL0_MX28_XNNSW /* XM */ BIT(18) # define LRADC_CTRL0_MX28_XNPSW /* XM */ BIT(17) # define LRADC_CTRL0_MX28_XPPSW /* XP */ BIT(16) # define LRADC_CTRL0_MX23_TOUCH_DETECT_ENABLE BIT(20) # define LRADC_CTRL0_MX23_YM BIT(19) # define LRADC_CTRL0_MX23_XM BIT(18) # define LRADC_CTRL0_MX23_YP BIT(17) # define LRADC_CTRL0_MX23_XP BIT(16) # define LRADC_CTRL0_MX28_PLATE_MASK \ (LRADC_CTRL0_MX28_TOUCH_DETECT_ENABLE | \ LRADC_CTRL0_MX28_YNNSW | LRADC_CTRL0_MX28_YPNSW | \ LRADC_CTRL0_MX28_YPPSW | LRADC_CTRL0_MX28_XNNSW | \ LRADC_CTRL0_MX28_XNPSW | LRADC_CTRL0_MX28_XPPSW) # define LRADC_CTRL0_MX23_PLATE_MASK \ (LRADC_CTRL0_MX23_TOUCH_DETECT_ENABLE | \ LRADC_CTRL0_MX23_YM | LRADC_CTRL0_MX23_XM | \ LRADC_CTRL0_MX23_YP | LRADC_CTRL0_MX23_XP) #define LRADC_CTRL1 0x10 #define LRADC_CTRL1_TOUCH_DETECT_IRQ_EN BIT(24) #define LRADC_CTRL1_LRADC_IRQ_EN(n) (1 << ((n) + 16)) #define LRADC_CTRL1_MX28_LRADC_IRQ_EN_MASK (0x1fff << 16) #define LRADC_CTRL1_MX23_LRADC_IRQ_EN_MASK (0x01ff << 16) #define LRADC_CTRL1_LRADC_IRQ_EN_OFFSET 16 #define LRADC_CTRL1_TOUCH_DETECT_IRQ BIT(8) #define LRADC_CTRL1_LRADC_IRQ(n) BIT(n) #define LRADC_CTRL1_MX28_LRADC_IRQ_MASK 0x1fff #define LRADC_CTRL1_MX23_LRADC_IRQ_MASK 0x01ff #define LRADC_CTRL1_LRADC_IRQ_OFFSET 0 #define LRADC_CTRL2 0x20 #define LRADC_CTRL2_DIVIDE_BY_TWO_OFFSET 24 #define LRADC_CTRL2_TEMPSENSE_PWD BIT(15) #define LRADC_STATUS 0x40 #define LRADC_STATUS_TOUCH_DETECT_RAW BIT(0) #define LRADC_CH(n) (0x50 + (0x10 * (n))) #define LRADC_CH_ACCUMULATE BIT(29) #define LRADC_CH_NUM_SAMPLES_MASK (0x1f << 24) #define LRADC_CH_NUM_SAMPLES_OFFSET 24 #define LRADC_CH_NUM_SAMPLES(x) \ ((x) << LRADC_CH_NUM_SAMPLES_OFFSET) #define LRADC_CH_VALUE_MASK 0x3ffff #define LRADC_CH_VALUE_OFFSET 0 #define LRADC_DELAY(n) (0xd0 + (0x10 * (n))) #define LRADC_DELAY_TRIGGER_LRADCS_MASK (0xffUL << 24) #define LRADC_DELAY_TRIGGER_LRADCS_OFFSET 24 #define LRADC_DELAY_TRIGGER(x) \ (((x) << LRADC_DELAY_TRIGGER_LRADCS_OFFSET) & \ LRADC_DELAY_TRIGGER_LRADCS_MASK) #define LRADC_DELAY_KICK BIT(20) #define LRADC_DELAY_TRIGGER_DELAYS_MASK (0xf << 16) #define LRADC_DELAY_TRIGGER_DELAYS_OFFSET 16 #define LRADC_DELAY_TRIGGER_DELAYS(x) \ (((x) << LRADC_DELAY_TRIGGER_DELAYS_OFFSET) & \ LRADC_DELAY_TRIGGER_DELAYS_MASK) #define LRADC_DELAY_LOOP_COUNT_MASK (0x1f << 11) #define LRADC_DELAY_LOOP_COUNT_OFFSET 11 #define LRADC_DELAY_LOOP(x) \ (((x) << LRADC_DELAY_LOOP_COUNT_OFFSET) & \ LRADC_DELAY_LOOP_COUNT_MASK) #define LRADC_DELAY_DELAY_MASK 0x7ff #define LRADC_DELAY_DELAY_OFFSET 0 #define LRADC_DELAY_DELAY(x) \ (((x) << LRADC_DELAY_DELAY_OFFSET) & \ LRADC_DELAY_DELAY_MASK) #define LRADC_CTRL4 0x140 #define LRADC_CTRL4_LRADCSELECT_MASK(n) (0xf << ((n) * 4)) #define LRADC_CTRL4_LRADCSELECT_OFFSET(n) ((n) * 4) #define LRADC_CTRL4_LRADCSELECT(n, x) \ (((x) << LRADC_CTRL4_LRADCSELECT_OFFSET(n)) & \ LRADC_CTRL4_LRADCSELECT_MASK(n)) #define LRADC_RESOLUTION 12 #define LRADC_SINGLE_SAMPLE_MASK ((1 << LRADC_RESOLUTION) - 1) #define BUFFER_VCHANS_LIMITED 0x3f #define BUFFER_VCHANS_ALL 0xff /* * Certain LRADC channels are shared between touchscreen * and/or touch-buttons and generic LRADC block. Therefore when using * either of these, these channels are not available for the regular * sampling. The shared channels are as follows: * * CH0 -- Touch button #0 * CH1 -- Touch button #1 * CH2 -- Touch screen XPUL * CH3 -- Touch screen YPLL * CH4 -- Touch screen XNUL * CH5 -- Touch screen YNLR * CH6 -- Touch screen WIPER (5-wire only) * * The bit fields below represents which parts of the LRADC block are * switched into special mode of operation. These channels can not * be sampled as regular LRADC channels. The driver will refuse any * attempt to sample these channels. */ #define CHAN_MASK_TOUCHBUTTON (BIT(1) | BIT(0)) #define CHAN_MASK_TOUCHSCREEN_4WIRE (0xf << 2) #define CHAN_MASK_TOUCHSCREEN_5WIRE (0x1f << 2) enum mxs_lradc_id { IMX23_LRADC, IMX28_LRADC, }; enum mxs_lradc_ts_wires { MXS_LRADC_TOUCHSCREEN_NONE = 0, MXS_LRADC_TOUCHSCREEN_4WIRE, MXS_LRADC_TOUCHSCREEN_5WIRE, }; /** * struct mxs_lradc * @soc: soc type (IMX23 or IMX28) * @clk: 2 kHz clock for delay units * @buffer_vchans: channels that can be used during buffered capture * @touchscreen_wire: touchscreen type (4-wire or 5-wire) * @use_touchbutton: button state (on or off) */ struct mxs_lradc { enum mxs_lradc_id soc; struct clk *clk; u8 buffer_vchans; enum mxs_lradc_ts_wires touchscreen_wire; bool use_touchbutton; }; static inline u32 mxs_lradc_irq_mask(struct mxs_lradc *lradc) { switch (lradc->soc) { case IMX23_LRADC: return LRADC_CTRL1_MX23_LRADC_IRQ_MASK; case IMX28_LRADC: return LRADC_CTRL1_MX28_LRADC_IRQ_MASK; default: return 0; } } #endif /* __MXS_LRADC_H */