/usr/src/linux-headers-5.15.0-181/include/media/i2c
NameSizeModeActions
ad9389b.h7890644editdlrm
adp1653.h37030644editdlrm
adv7183.h12160644editdlrm
adv7343.h19950644editdlrm
adv7393.h8830644editdlrm
adv7511.h5470644editdlrm
adv7604.h40620644editdlrm
adv7842.h55560644editdlrm
ak881x.h5190644editdlrm
bt819.h5150644editdlrm
cs53l32a.h5400644editdlrm
cs5345.h5540644editdlrm
ir-kbd-i2c.h15080644editdlrm
lm3560.h21850644editdlrm
lm3646.h24360644editdlrm
m5mols.h8700644editdlrm
m52790.h20700644editdlrm
mt9m032.h4740644editdlrm
mt9p031.h3100644editdlrm
mt9t001.h1800644editdlrm
mt9t112.h5930644editdlrm
mt9v011.h2380644editdlrm
mt9v022.h2160644editdlrm
mt9v032.h2020644editdlrm
noon010pc30.h5720644editdlrm
ov772x.h14020644editdlrm
ov2659.h11110644editdlrm
ov7670.h5590644editdlrm
ov9650.h7280644editdlrm
rj54n1cb0c.h2790644editdlrm
s5c73m3.h16080644editdlrm
s5k4ecgx.h6830644editdlrm
s5k6aa.h12560644editdlrm
saa6588.h6820644editdlrm
saa7115.h41330644editdlrm
saa7127.h6150644editdlrm
sr030pc30.h4210644editdlrm
tc358743.h33220644editdlrm
tda1997x.h10780644editdlrm
ths7303.h6020644editdlrm
tvaudio.h13080644editdlrm
tvp514x.h21640644editdlrm
tvp7002.h14630644editdlrm
tw9910.h8760644editdlrm
uda1342.h3070644editdlrm
upd64031a.h6800644editdlrm
upd64083.h16130644editdlrm
wm8775.h7350644editdlrm
Edit: /usr/src/linux-headers-5.15.0-181/include/media/i2c/adv7604.h (4062B)
/* SPDX-License-Identifier: GPL-2.0-only */ /* * adv7604 - Analog Devices ADV7604 video decoder driver * * Copyright 2012 Cisco Systems, Inc. and/or its affiliates. All rights reserved. */ #ifndef _ADV7604_ #define _ADV7604_ #include /* Analog input muxing modes (AFE register 0x02, [2:0]) */ enum adv7604_ain_sel { ADV7604_AIN1_2_3_NC_SYNC_1_2 = 0, ADV7604_AIN4_5_6_NC_SYNC_2_1 = 1, ADV7604_AIN7_8_9_NC_SYNC_3_1 = 2, ADV7604_AIN10_11_12_NC_SYNC_4_1 = 3, ADV7604_AIN9_4_5_6_SYNC_2_1 = 4, }; /* * Bus rotation and reordering. This is used to specify component reordering on * the board and describes the components order on the bus when the ADV7604 * outputs RGB. */ enum adv7604_bus_order { ADV7604_BUS_ORDER_RGB, /* No operation */ ADV7604_BUS_ORDER_GRB, /* Swap 1-2 */ ADV7604_BUS_ORDER_RBG, /* Swap 2-3 */ ADV7604_BUS_ORDER_BGR, /* Swap 1-3 */ ADV7604_BUS_ORDER_BRG, /* Rotate right */ ADV7604_BUS_ORDER_GBR, /* Rotate left */ }; /* Input Color Space (IO register 0x02, [7:4]) */ enum adv76xx_inp_color_space { ADV76XX_INP_COLOR_SPACE_LIM_RGB = 0, ADV76XX_INP_COLOR_SPACE_FULL_RGB = 1, ADV76XX_INP_COLOR_SPACE_LIM_YCbCr_601 = 2, ADV76XX_INP_COLOR_SPACE_LIM_YCbCr_709 = 3, ADV76XX_INP_COLOR_SPACE_XVYCC_601 = 4, ADV76XX_INP_COLOR_SPACE_XVYCC_709 = 5, ADV76XX_INP_COLOR_SPACE_FULL_YCbCr_601 = 6, ADV76XX_INP_COLOR_SPACE_FULL_YCbCr_709 = 7, ADV76XX_INP_COLOR_SPACE_AUTO = 0xf, }; /* Select output format (IO register 0x03, [4:2]) */ enum adv7604_op_format_mode_sel { ADV7604_OP_FORMAT_MODE0 = 0x00, ADV7604_OP_FORMAT_MODE1 = 0x04, ADV7604_OP_FORMAT_MODE2 = 0x08, }; enum adv76xx_drive_strength { ADV76XX_DR_STR_MEDIUM_LOW = 1, ADV76XX_DR_STR_MEDIUM_HIGH = 2, ADV76XX_DR_STR_HIGH = 3, }; /* INT1 Configuration (IO register 0x40, [1:0]) */ enum adv76xx_int1_config { ADV76XX_INT1_CONFIG_OPEN_DRAIN, ADV76XX_INT1_CONFIG_ACTIVE_LOW, ADV76XX_INT1_CONFIG_ACTIVE_HIGH, ADV76XX_INT1_CONFIG_DISABLED, }; enum adv76xx_page { ADV76XX_PAGE_IO, ADV7604_PAGE_AVLINK, ADV76XX_PAGE_CEC, ADV76XX_PAGE_INFOFRAME, ADV7604_PAGE_ESDP, ADV7604_PAGE_DPP, ADV76XX_PAGE_AFE, ADV76XX_PAGE_REP, ADV76XX_PAGE_EDID, ADV76XX_PAGE_HDMI, ADV76XX_PAGE_TEST, ADV76XX_PAGE_CP, ADV7604_PAGE_VDP, ADV76XX_PAGE_MAX, }; /* Platform dependent definition */ struct adv76xx_platform_data { /* DIS_PWRDNB: 1 if the PWRDNB pin is unused and unconnected */ unsigned disable_pwrdnb:1; /* DIS_CABLE_DET_RST: 1 if the 5V pins are unused and unconnected */ unsigned disable_cable_det_rst:1; int default_input; /* Analog input muxing mode */ enum adv7604_ain_sel ain_sel; /* Bus rotation and reordering */ enum adv7604_bus_order bus_order; /* Select output format mode */ enum adv7604_op_format_mode_sel op_format_mode_sel; /* Configuration of the INT1 pin */ enum adv76xx_int1_config int1_config; /* IO register 0x02 */ unsigned alt_gamma:1; /* IO register 0x05 */ unsigned blank_data:1; unsigned insert_av_codes:1; unsigned replicate_av_codes:1; /* IO register 0x06 */ unsigned inv_vs_pol:1; unsigned inv_hs_pol:1; unsigned inv_llc_pol:1; /* IO register 0x14 */ enum adv76xx_drive_strength dr_str_data; enum adv76xx_drive_strength dr_str_clk; enum adv76xx_drive_strength dr_str_sync; /* IO register 0x30 */ unsigned output_bus_lsb_to_msb:1; /* Free run */ unsigned hdmi_free_run_mode; /* i2c addresses: 0 == use default */ u8 i2c_addresses[ADV76XX_PAGE_MAX]; }; enum adv76xx_pad { ADV76XX_PAD_HDMI_PORT_A = 0, ADV7604_PAD_HDMI_PORT_B = 1, ADV7604_PAD_HDMI_PORT_C = 2, ADV7604_PAD_HDMI_PORT_D = 3, ADV7604_PAD_VGA_RGB = 4, ADV7604_PAD_VGA_COMP = 5, /* The source pad is either 1 (ADV7611) or 6 (ADV7604) */ ADV7604_PAD_SOURCE = 6, ADV7611_PAD_SOURCE = 1, ADV76XX_PAD_MAX = 7, }; #define V4L2_CID_ADV_RX_ANALOG_SAMPLING_PHASE (V4L2_CID_DV_CLASS_BASE + 0x1000) #define V4L2_CID_ADV_RX_FREE_RUN_COLOR_MANUAL (V4L2_CID_DV_CLASS_BASE + 0x1001) #define V4L2_CID_ADV_RX_FREE_RUN_COLOR (V4L2_CID_DV_CLASS_BASE + 0x1002) /* notify events */ #define ADV76XX_HOTPLUG 1 #endif