/usr/src/linux-headers-5.15.0-190/arch/arm/include/debug/
/usr/src/linux-headers-5.15.0-190/arch/arm/include/debug
NameSizeModeActions
8250.S10680644editdlrm
asm9260.S6450644editdlrm
at91.S10410644editdlrm
bcm63xx.S6430644editdlrm
brcmstb.S59570644editdlrm
clps711x.S7670644editdlrm
dc21285.S8420644editdlrm
digicolor.S6480644editdlrm
exynos.S11660644editdlrm
icedcc.S14840644editdlrm
imx-uart.h54220644editdlrm
imx.S12060644editdlrm
meson.S7710644editdlrm
msm.S10370644editdlrm
omap2plus.S20920644editdlrm
palmchip.S1990644editdlrm
pl01x.S8960644editdlrm
renesas-scif.S10740644editdlrm
s3c24xx.S10700644editdlrm
s5pv210.S8910644editdlrm
sa1100.S16810644editdlrm
samsung.S19030644editdlrm
sti.S10220644editdlrm
stm32.S11620644editdlrm
tegra.S65000644editdlrm
uncompress.h2220644editdlrm
ux500.S10320644editdlrm
vexpress.S12160644editdlrm
vf.S9230644editdlrm
vt8500.S7740644editdlrm
zynq.S12770644editdlrm
Edit: /usr/src/linux-headers-5.15.0-190/arch/arm/include/debug/at91.S (1041B)
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (C) 2003-2005 SAN People * * Debugging macro include header */ #define AT91_DBGU_SR (0x14) /* Status Register */ #define AT91_DBGU_THR (0x1c) /* Transmitter Holding Register */ #define AT91_DBGU_TXRDY (1 << 1) /* Transmitter Ready */ #define AT91_DBGU_TXEMPTY (1 << 9) /* Transmitter Empty */ .macro addruart, rp, rv, tmp ldr \rp, =CONFIG_DEBUG_UART_PHYS @ System peripherals (phys address) ldr \rv, =CONFIG_DEBUG_UART_VIRT @ System peripherals (virt address) .endm .macro senduart,rd,rx strb \rd, [\rx, #(AT91_DBGU_THR)] @ Write to Transmitter Holding Register .endm .macro waituarttxrdy,rd,rx 1001: ldr \rd, [\rx, #(AT91_DBGU_SR)] @ Read Status Register tst \rd, #AT91_DBGU_TXRDY @ DBGU_TXRDY = 1 when ready to transmit beq 1001b .endm .macro waituartcts,rd,rx .endm .macro busyuart,rd,rx 1001: ldr \rd, [\rx, #(AT91_DBGU_SR)] @ Read Status Register tst \rd, #AT91_DBGU_TXEMPTY @ DBGU_TXEMPTY = 1 when transmission complete beq 1001b .endm