/usr/src/linux-headers-5.15.0-190/arch/x86/include/uapi/asm
NameSizeModeActions
a.out.h7560644editdlrm
auxvec.h5460644editdlrm
bitsperlong.h3210644editdlrm
boot.h3380644editdlrm
bootparam.h82330644editdlrm
byteorder.h2000644editdlrm
debugreg.h33440644editdlrm
e820.h26200644editdlrm
hwcap2.h3240644editdlrm
hw_breakpoint.h690644editdlrm
ist.h8690644editdlrm
Kbuild1170644editdlrm
kvm.h108580644editdlrm
kvm_para.h43150644editdlrm
kvm_perf.h3880644editdlrm
ldt.h13060644editdlrm
mce.h17450644editdlrm
mman.h10020644editdlrm
msgbuf.h10790644editdlrm
msr.h3610644editdlrm
mtrr.h42400644editdlrm
perf_regs.h14030644editdlrm
posix_types.h2500644editdlrm
posix_types_32.h7650644editdlrm
posix_types_64.h6090644editdlrm
posix_types_x32.h5810644editdlrm
prctl.h5240644editdlrm
processor-flags.h66380644editdlrm
ptrace-abi.h20370644editdlrm
ptrace.h16300644editdlrm
sembuf.h10700644editdlrm
setup.h60644editdlrm
sgx.h59350644editdlrm
shmbuf.h12580644editdlrm
sigcontext.h99500644editdlrm
sigcontext32.h2710644editdlrm
siginfo.h4220644editdlrm
signal.h22000644editdlrm
stat.h31310644editdlrm
statfs.h4160644editdlrm
svm.h89170644editdlrm
swab.h7690644editdlrm
ucontext.h21170644editdlrm
unistd.h6640644editdlrm
vm86.h32010644editdlrm
vmx.h73830644editdlrm
vsyscall.h2780644editdlrm
Edit: /usr/src/linux-headers-5.15.0-190/arch/x86/include/uapi/asm/perf_regs.h (1403B)
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ #ifndef _ASM_X86_PERF_REGS_H #define _ASM_X86_PERF_REGS_H enum perf_event_x86_regs { PERF_REG_X86_AX, PERF_REG_X86_BX, PERF_REG_X86_CX, PERF_REG_X86_DX, PERF_REG_X86_SI, PERF_REG_X86_DI, PERF_REG_X86_BP, PERF_REG_X86_SP, PERF_REG_X86_IP, PERF_REG_X86_FLAGS, PERF_REG_X86_CS, PERF_REG_X86_SS, PERF_REG_X86_DS, PERF_REG_X86_ES, PERF_REG_X86_FS, PERF_REG_X86_GS, PERF_REG_X86_R8, PERF_REG_X86_R9, PERF_REG_X86_R10, PERF_REG_X86_R11, PERF_REG_X86_R12, PERF_REG_X86_R13, PERF_REG_X86_R14, PERF_REG_X86_R15, /* These are the limits for the GPRs. */ PERF_REG_X86_32_MAX = PERF_REG_X86_GS + 1, PERF_REG_X86_64_MAX = PERF_REG_X86_R15 + 1, /* These all need two bits set because they are 128bit */ PERF_REG_X86_XMM0 = 32, PERF_REG_X86_XMM1 = 34, PERF_REG_X86_XMM2 = 36, PERF_REG_X86_XMM3 = 38, PERF_REG_X86_XMM4 = 40, PERF_REG_X86_XMM5 = 42, PERF_REG_X86_XMM6 = 44, PERF_REG_X86_XMM7 = 46, PERF_REG_X86_XMM8 = 48, PERF_REG_X86_XMM9 = 50, PERF_REG_X86_XMM10 = 52, PERF_REG_X86_XMM11 = 54, PERF_REG_X86_XMM12 = 56, PERF_REG_X86_XMM13 = 58, PERF_REG_X86_XMM14 = 60, PERF_REG_X86_XMM15 = 62, /* These include both GPRs and XMMX registers */ PERF_REG_X86_XMM_MAX = PERF_REG_X86_XMM15 + 2, }; #define PERF_REG_EXTENDED_MASK (~((1ULL << PERF_REG_X86_XMM0) - 1)) #endif /* _ASM_X86_PERF_REGS_H */