FM / asm

/usr/src/linux-headers-5.15.0-181/arch/powerpc/include/asm/

/usr/src/linux-headers-5.15.0-181/arch/powerpc/include/asm

Name	Size	Mode	Actions
book3s/	-	0755	rm
nohash/	-	0755	rm
vdso/	-	0755	rm
8xx_immap.h	14099	0644	edit dl rm
accounting.h	908	0644	edit dl rm
agp.h	525	0644	edit dl rm
archrandom.h	838	0644	edit dl rm
asm-compat.h	1882	0644	edit dl rm
asm-const.h	468	0644	edit dl rm
asm-offsets.h	35	0644	edit dl rm
asm-prototypes.h	5130	0644	edit dl rm
async_tx.h	908	0644	edit dl rm
atomic.h	14267	0644	edit dl rm
backlight.h	1115	0644	edit dl rm
barrier.h	3977	0644	edit dl rm
bitops.h	7913	0644	edit dl rm
bootx.h	1142	0644	edit dl rm
bpf_perf_event.h	233	0644	edit dl rm
btext.h	1006	0644	edit dl rm
bug.h	4090	0644	edit dl rm
cache.h	2888	0644	edit dl rm
cacheflush.h	3851	0644	edit dl rm
cell-pmu.h	3496	0644	edit dl rm
cell-regs.h	9799	0644	edit dl rm
checksum.h	5723	0644	edit dl rm
clocksource.h	185	0644	edit dl rm
cmpxchg.h	12280	0644	edit dl rm
code-patching-asm.h	397	0644	edit dl rm
code-patching.h	5443	0644	edit dl rm
compat.h	3304	0644	edit dl rm
context_tracking.h	245	0644	edit dl rm
copro.h	593	0644	edit dl rm
cpm.h	25	0644	edit dl rm
cpm1.h	21711	0644	edit dl rm
cpm2.h	49598	0644	edit dl rm
cpufeature.h	998	0644	edit dl rm
cpuidle.h	3407	0644	edit dl rm
cputable.h	23211	0644	edit dl rm
cputhreads.h	3856	0644	edit dl rm
cputime.h	3069	0644	edit dl rm
cpu_has_feature.h	1339	0644	edit dl rm
cpu_setup_power.h	507	0644	edit dl rm
crashdump-ppc64.h	624	0644	edit dl rm
current.h	680	0644	edit dl rm
dbdma.h	3809	0644	edit dl rm
dbell.h	4025	0644	edit dl rm
dcr-generic.h	930	0644	edit dl rm
dcr-mmio.h	1026	0644	edit dl rm
dcr-native.h	3859	0644	edit dl rm
dcr-regs.h	5846	0644	edit dl rm
dcr.h	2108	0644	edit dl rm
debug.h	1886	0644	edit dl rm
delay.h	3297	0644	edit dl rm
device.h	1016	0644	edit dl rm
disassemble.h	2189	0644	edit dl rm
dma-direct.h	391	0644	edit dl rm
dma.h	10725	0644	edit dl rm
drmem.h	2970	0644	edit dl rm
dtl.h	1515	0644	edit dl rm
dt_cpu_ftrs.h	756	0644	edit dl rm
edac.h	1105	0644	edit dl rm
eeh.h	15367	0644	edit dl rm
eeh_event.h	826	0644	edit dl rm
ehv_pic.h	963	0644	edit dl rm
elf.h	6283	0644	edit dl rm
elfnote.h	527	0644	edit dl rm
emergency-restart.h	43	0644	edit dl rm
emulated_ops.h	2072	0644	edit dl rm
epapr_hcalls.h	16827	0644	edit dl rm
exception-64e.h	5785	0644	edit dl rm
exception-64s.h	4350	0644	edit dl rm
exec.h	246	0644	edit dl rm
extable.h	1205	0644	edit dl rm
fadump-internal.h	4352	0644	edit dl rm
fadump.h	1095	0644	edit dl rm
fb.h	483	0644	edit dl rm
feature-fixups.h	9828	0644	edit dl rm
firmware.h	5327	0644	edit dl rm
fixmap.h	3723	0644	edit dl rm
floppy.h	5111	0644	edit dl rm
fsl_85xx_cache_sram.h	812	0644	edit dl rm
fsl_gtm.h	1203	0644	edit dl rm
fsl_hcalls.h	17615	0644	edit dl rm
fsl_lbc.h	10489	0644	edit dl rm
fsl_pamu_stash.h	411	0644	edit dl rm
fsl_pm.h	1183	0644	edit dl rm
fs_pd.h	1046	0644	edit dl rm
ftrace.h	3550	0644	edit dl rm
futex.h	2246	0644	edit dl rm
grackle.h	331	0644	edit dl rm
hardirq.h	948	0644	edit dl rm
head-64.h	5507	0644	edit dl rm
heathrow.h	2595	0644	edit dl rm
highmem.h	2079	0644	edit dl rm
hmi.h	971	0644	edit dl rm
hugetlb.h	2186	0644	edit dl rm
hvcall.h	21250	0644	edit dl rm
hvconsole.h	790	0644	edit dl rm
hvcserver.h	1473	0644	edit dl rm
hvsi.h	2850	0644	edit dl rm
hw_breakpoint.h	3735	0644	edit dl rm
hw_irq.h	11218	0644	edit dl rm
hydra.h	2948	0644	edit dl rm
i8259.h	361	0644	edit dl rm
ibmebus.h	2204	0644	edit dl rm
icswx.h	5090	0644	edit dl rm
ide.h	586	0644	edit dl rm
idle.h	2372	0644	edit dl rm
imc-pmu.h	3983	0644	edit dl rm
immap_cpm2.h	10749	0644	edit dl rm
inst.h	3683	0644	edit dl rm
interrupt.h	18353	0644	edit dl rm
io-defs.h	3164	0644	edit dl rm
io-workarounds.h	1313	0644	edit dl rm
io.h	31387	0644	edit dl rm
iommu.h	10283	0644	edit dl rm
io_event_irq.h	1746	0644	edit dl rm
ipic.h	3141	0644	edit dl rm
irq.h	1320	0644	edit dl rm
irqflags.h	1777	0644	edit dl rm
irq_work.h	213	0644	edit dl rm
isa-bridge.h	654	0644	edit dl rm
jump_label.h	1351	0644	edit dl rm
kasan.h	1396	0644	edit dl rm
Kbuild	286	0644	edit dl rm
kdebug.h	291	0644	edit dl rm
kdump.h	1399	0644	edit dl rm
kexec.h	4838	0644	edit dl rm
kexec_ranges.h	943	0644	edit dl rm
keylargo.h	11061	0644	edit dl rm
kfence.h	650	0644	edit dl rm
kgdb.h	2156	0644	edit dl rm
kprobes.h	2815	0644	edit dl rm
kup.h	3297	0644	edit dl rm
kvm_asm.h	4952	0644	edit dl rm
kvm_book3s.h	17220	0644	edit dl rm
kvm_book3s_32.h	816	0644	edit dl rm
kvm_book3s_64.h	18333	0644	edit dl rm
kvm_book3s_asm.h	3777	0644	edit dl rm
kvm_book3s_uvmem.h	2738	0644	edit dl rm
kvm_booke.h	2233	0644	edit dl rm
kvm_booke_hv_asm.h	1960	0644	edit dl rm
kvm_fpu.h	2199	0644	edit dl rm
kvm_guest.h	566	0644	edit dl rm
kvm_host.h	21966	0644	edit dl rm
kvm_para.h	752	0644	edit dl rm
kvm_ppc.h	36699	0644	edit dl rm
libata-portmap.h	249	0644	edit dl rm
linkage.h	501	0644	edit dl rm
livepatch.h	1140	0644	edit dl rm
local.h	3258	0644	edit dl rm
lppaca.h	5015	0644	edit dl rm
lv1call.h	18555	0644	edit dl rm
machdep.h	9630	0644	edit dl rm
macio.h	3985	0644	edit dl rm
mc146818rtc.h	736	0644	edit dl rm
mce.h	6396	0644	edit dl rm
mediabay.h	1375	0644	edit dl rm
membarrier.h	877	0644	edit dl rm
mem_encrypt.h	532	0644	edit dl rm
mman.h	1471	0644	edit dl rm
mmiowb.h	374	0644	edit dl rm
mmu.h	11244	0644	edit dl rm
mmu_context.h	9646	0644	edit dl rm
mmzone.h	1003	0644	edit dl rm
module.h	2284	0644	edit dl rm
module.lds.h	95	0644	edit dl rm
mpc5xxx.h	439	0644	edit dl rm
mpc6xx.h	143	0644	edit dl rm
mpc52xx.h	11100	0644	edit dl rm
mpc52xx_psc.h	10125	0644	edit dl rm
mpc85xx.h	2382	0644	edit dl rm
mpc5121.h	3863	0644	edit dl rm
mpc8260.h	742	0644	edit dl rm
mpic.h	14309	0644	edit dl rm
mpic_msgr.h	3441	0644	edit dl rm
mpic_timer.h	1183	0644	edit dl rm
msi_bitmap.h	867	0644	edit dl rm
nmi.h	579	0644	edit dl rm
nvram.h	2834	0644	edit dl rm
ohare.h	1684	0644	edit dl rm
opal-api.h	31680	0644	edit dl rm
opal.h	17843	0644	edit dl rm
paca.h	8783	0644	edit dl rm
page.h	10362	0644	edit dl rm
page_32.h	1626	0644	edit dl rm
page_64.h	2716	0644	edit dl rm
paravirt.h	3881	0644	edit dl rm
parport.h	956	0644	edit dl rm
pasemi_dma.h	23273	0644	edit dl rm
pci-bridge.h	9481	0644	edit dl rm
pci.h	3605	0644	edit dl rm
percpu.h	815	0644	edit dl rm
perf_event.h	1509	0644	edit dl rm
perf_event_fsl_emb.h	1252	0644	edit dl rm
perf_event_server.h	7104	0644	edit dl rm
pgalloc.h	2067	0644	edit dl rm
pgtable-be-types.h	2601	0644	edit dl rm
pgtable-types.h	1895	0644	edit dl rm
pgtable.h	4047	0644	edit dl rm
pkeys.h	4279	0644	edit dl rm
plpar_wrappers.h	10193	0644	edit dl rm
pmac_feature.h	13396	0644	edit dl rm
pmac_low_i2c.h	3100	0644	edit dl rm
pmac_pfunc.h	8237	0644	edit dl rm
pmc.h	1116	0644	edit dl rm
pmi.h	1177	0644	edit dl rm
pnv-ocxl.h	3069	0644	edit dl rm
pnv-pci.h	2432	0644	edit dl rm
powernv.h	454	0644	edit dl rm
ppc-opcode.h	31419	0644	edit dl rm
ppc-pci.h	2282	0644	edit dl rm
ppc4xx.h	328	0644	edit dl rm
ppc_asm.h	20530	0644	edit dl rm
probes.h	1542	0644	edit dl rm
processor.h	11898	0644	edit dl rm
prom.h	7324	0644	edit dl rm
ps3.h	15219	0644	edit dl rm
ps3av.h	23422	0644	edit dl rm
ps3gpu.h	1928	0644	edit dl rm
ps3stor.h	1408	0644	edit dl rm
pte-walk.h	2281	0644	edit dl rm
ptrace.h	10508	0644	edit dl rm
qspinlock.h	2064	0644	edit dl rm
qspinlock_paravirt.h	221	0644	edit dl rm
reg.h	64465	0644	edit dl rm
reg_8xx.h	2867	0644	edit dl rm
reg_a2.h	6128	0644	edit dl rm
reg_booke.h	33882	0644	edit dl rm
reg_fsl_emb.h	3961	0644	edit dl rm
rheap.h	2578	0644	edit dl rm
rio.h	424	0644	edit dl rm
rtas-types.h	2939	0644	edit dl rm
rtas.h	12574	0644	edit dl rm
runlatch.h	1184	0644	edit dl rm
seccomp.h	1043	0644	edit dl rm
sections.h	1982	0644	edit dl rm
secure_boot.h	476	0644	edit dl rm
security_features.h	3509	0644	edit dl rm
secvar.h	765	0644	edit dl rm
serial.h	473	0644	edit dl rm
setjmp.h	400	0644	edit dl rm
setup.h	2475	0644	edit dl rm
set_memory.h	1160	0644	edit dl rm
sfp-machine.h	12676	0644	edit dl rm
shmparam.h	206	0644	edit dl rm
signal.h	320	0644	edit dl rm
simple_spinlock.h	6662	0644	edit dl rm
simple_spinlock_types.h	481	0644	edit dl rm
slice.h	1121	0644	edit dl rm
smp.h	7804	0644	edit dl rm
smu.h	19789	0644	edit dl rm
sparsemem.h	843	0644	edit dl rm
spinlock.h	472	0644	edit dl rm
spinlock_types.h	382	0644	edit dl rm
spu.h	23963	0644	edit dl rm
spu_csa.h	6166	0644	edit dl rm
spu_info.h	272	0644	edit dl rm
spu_priv1.h	5186	0644	edit dl rm
sstep.h	4730	0644	edit dl rm
stackprotector.h	788	0644	edit dl rm
stacktrace.h	297	0644	edit dl rm
string.h	2522	0644	edit dl rm
svm.h	652	0644	edit dl rm
swab.h	173	0644	edit dl rm
swiotlb.h	374	0644	edit dl rm
switch_to.h	2966	0644	edit dl rm
synch.h	2067	0644	edit dl rm
syscall.h	3057	0644	edit dl rm
syscalls.h	2189	0644	edit dl rm
task_size_32.h	544	0644	edit dl rm
task_size_64.h	2390	0644	edit dl rm
tce.h	892	0644	edit dl rm
termios.h	653	0644	edit dl rm
thread_info.h	6166	0644	edit dl rm
time.h	2997	0644	edit dl rm
timex.h	463	0644	edit dl rm
tlb.h	2308	0644	edit dl rm
tlbflush.h	271	0644	edit dl rm
tm.h	624	0644	edit dl rm
topology.h	3536	0644	edit dl rm
trace.h	4695	0644	edit dl rm
trace_clock.h	372	0644	edit dl rm
tsi108.h	3264	0644	edit dl rm
tsi108_irq.h	3916	0644	edit dl rm
tsi108_pci.h	1191	0644	edit dl rm
types.h	822	0644	edit dl rm
uaccess.h	14207	0644	edit dl rm
udbg.h	2003	0644	edit dl rm
uic.h	403	0644	edit dl rm
ultravisor-api.h	941	0644	edit dl rm
ultravisor.h	2101	0644	edit dl rm
uninorth.h	8410	0644	edit dl rm
unistd.h	1445	0644	edit dl rm
uprobes.h	801	0644	edit dl rm
user.h	2192	0644	edit dl rm
vas.h	7580	0644	edit dl rm
vdso.h	1096	0644	edit dl rm
vdso_datapage.h	3570	0644	edit dl rm
vermagic.h	490	0644	edit dl rm
vga.h	1273	0644	edit dl rm
vio.h	4734	0644	edit dl rm
vmalloc.h	554	0644	edit dl rm
word-at-a-time.h	4878	0644	edit dl rm
xics.h	4539	0644	edit dl rm
xive-regs.h	5083	0644	edit dl rm
xive.h	5191	0644	edit dl rm
xmon.h	733	0644	edit dl rm
xor.h	1017	0644	edit dl rm
xor_altivec.h	683	0644	edit dl rm

Edit: /usr/src/linux-headers-5.15.0-181/arch/powerpc/include/asm/opal.h (17843B)

/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * PowerNV OPAL definitions.
 *
 * Copyright 2011 IBM Corp.
 */

#ifndef _ASM_POWERPC_OPAL_H
#define _ASM_POWERPC_OPAL_H

#include <asm/opal-api.h>

#ifndef __ASSEMBLY__

#include <linux/notifier.h>

/* We calculate number of sg entries based on PAGE_SIZE */
#define SG_ENTRIES_PER_NODE ((PAGE_SIZE - 16) / sizeof(struct opal_sg_entry))

/* Default time to sleep or delay between OPAL_BUSY/OPAL_BUSY_EVENT loops */
#define OPAL_BUSY_DELAY_MS	10

/* /sys/firmware/opal */
extern struct kobject *opal_kobj;

/* /ibm,opal */
extern struct device_node *opal_node;

/* API functions */
int64_t opal_invalid_call(void);
int64_t opal_npu_map_lpar(uint64_t phb_id, uint64_t bdf, uint64_t lparid,
			uint64_t lpcr);
int64_t opal_npu_spa_setup(uint64_t phb_id, uint32_t bdfn,
			uint64_t addr, uint64_t PE_mask);
int64_t opal_npu_spa_clear_cache(uint64_t phb_id, uint32_t bdfn,
				uint64_t PE_handle);
int64_t opal_npu_tl_set(uint64_t phb_id, uint32_t bdfn, long cap,
			uint64_t rate_phys, uint32_t size);

int64_t opal_console_write(int64_t term_number, __be64 *length,
			   const uint8_t *buffer);
int64_t opal_console_read(int64_t term_number, __be64 *length,
			  uint8_t *buffer);
int64_t opal_console_write_buffer_space(int64_t term_number,
					__be64 *length);
int64_t opal_console_flush(int64_t term_number);
int64_t opal_rtc_read(__be32 *year_month_day,
		      __be64 *hour_minute_second_millisecond);
int64_t opal_rtc_write(uint32_t year_month_day,
		       uint64_t hour_minute_second_millisecond);
int64_t opal_tpo_read(uint64_t token, __be32 *year_mon_day, __be32 *hour_min);
int64_t opal_tpo_write(uint64_t token, uint32_t year_mon_day,
		       uint32_t hour_min);
int64_t opal_cec_power_down(uint64_t request);
int64_t opal_cec_reboot(void);
int64_t opal_cec_reboot2(uint32_t reboot_type, const char *diag);
int64_t opal_read_nvram(uint64_t buffer, uint64_t size, uint64_t offset);
int64_t opal_write_nvram(uint64_t buffer, uint64_t size, uint64_t offset);
int64_t opal_handle_interrupt(uint64_t isn, __be64 *outstanding_event_mask);
int64_t opal_poll_events(__be64 *outstanding_event_mask);
int64_t opal_pci_set_hub_tce_memory(uint64_t hub_id, uint64_t tce_mem_addr,
				    uint64_t tce_mem_size);
int64_t opal_pci_set_phb_tce_memory(uint64_t phb_id, uint64_t tce_mem_addr,
				    uint64_t tce_mem_size);
int64_t opal_pci_config_read_byte(uint64_t phb_id, uint64_t bus_dev_func,
				  uint64_t offset, uint8_t *data);
int64_t opal_pci_config_read_half_word(uint64_t phb_id, uint64_t bus_dev_func,
				       uint64_t offset, __be16 *data);
int64_t opal_pci_config_read_word(uint64_t phb_id, uint64_t bus_dev_func,
				  uint64_t offset, __be32 *data);
int64_t opal_pci_config_write_byte(uint64_t phb_id, uint64_t bus_dev_func,
				   uint64_t offset, uint8_t data);
int64_t opal_pci_config_write_half_word(uint64_t phb_id, uint64_t bus_dev_func,
					uint64_t offset, uint16_t data);
int64_t opal_pci_config_write_word(uint64_t phb_id, uint64_t bus_dev_func,
				   uint64_t offset, uint32_t data);
int64_t opal_set_xive(uint32_t isn, uint16_t server, uint8_t priority);
int64_t opal_get_xive(uint32_t isn, __be16 *server, uint8_t *priority);
int64_t opal_register_exception_handler(uint64_t opal_exception,
					uint64_t handler_address,
					uint64_t glue_cache_line);
int64_t opal_pci_eeh_freeze_status(uint64_t phb_id, uint64_t pe_number,
				   uint8_t *freeze_state,
				   __be16 *pci_error_type,
				   __be64 *phb_status);
int64_t opal_pci_eeh_freeze_clear(uint64_t phb_id, uint64_t pe_number,
				  uint64_t eeh_action_token);
int64_t opal_pci_eeh_freeze_set(uint64_t phb_id, uint64_t pe_number,
				uint64_t eeh_action_token);
int64_t opal_pci_err_inject(uint64_t phb_id, uint32_t pe_no, uint32_t type,
			    uint32_t func, uint64_t addr, uint64_t mask);
int64_t opal_pci_shpc(uint64_t phb_id, uint64_t shpc_action, uint8_t *state);

int64_t opal_pci_phb_mmio_enable(uint64_t phb_id, uint16_t window_type,
				 uint16_t window_num, uint16_t enable);
int64_t opal_pci_set_phb_mem_window(uint64_t phb_id, uint16_t window_type,
				    uint16_t window_num,
				    uint64_t starting_real_address,
				    uint64_t starting_pci_address,
				    uint64_t size);
int64_t opal_pci_map_pe_mmio_window(uint64_t phb_id, uint16_t pe_number,
				    uint16_t window_type, uint16_t window_num,
				    uint16_t segment_num);
int64_t opal_pci_set_phb_table_memory(uint64_t phb_id, uint64_t rtt_addr,
				      uint64_t ivt_addr, uint64_t ivt_len,
				      uint64_t reject_array_addr,
				      uint64_t peltv_addr);
int64_t opal_pci_set_pe(uint64_t phb_id, uint64_t pe_number, uint64_t bus_dev_func,
			uint8_t bus_compare, uint8_t dev_compare, uint8_t func_compare,
			uint8_t pe_action);
int64_t opal_pci_set_peltv(uint64_t phb_id, uint32_t parent_pe, uint32_t child_pe,
			   uint8_t state);
int64_t opal_pci_set_mve(uint64_t phb_id, uint32_t mve_number, uint32_t pe_number);
int64_t opal_pci_set_mve_enable(uint64_t phb_id, uint32_t mve_number,
				uint32_t state);
int64_t opal_pci_get_xive_reissue(uint64_t phb_id, uint32_t xive_number,
				  uint8_t *p_bit, uint8_t *q_bit);
int64_t opal_pci_set_xive_reissue(uint64_t phb_id, uint32_t xive_number,
				  uint8_t p_bit, uint8_t q_bit);
int64_t opal_pci_msi_eoi(uint64_t phb_id, uint32_t hw_irq);
int64_t opal_pci_set_xive_pe(uint64_t phb_id, uint32_t pe_number,
			     uint32_t xive_num);
int64_t opal_get_xive_source(uint64_t phb_id, uint32_t xive_num,
			     __be32 *interrupt_source_number);
int64_t opal_get_msi_32(uint64_t phb_id, uint32_t mve_number, uint32_t xive_num,
			uint8_t msi_range, __be32 *msi_address,
			__be32 *message_data);
int64_t opal_get_msi_64(uint64_t phb_id, uint32_t mve_number,
			uint32_t xive_num, uint8_t msi_range,
			__be64 *msi_address, __be32 *message_data);
int64_t opal_start_cpu(uint64_t thread_number, uint64_t start_address);
int64_t opal_query_cpu_status(uint64_t thread_number, uint8_t *thread_status);
int64_t opal_write_oppanel(oppanel_line_t *lines, uint64_t num_lines);
int64_t opal_pci_map_pe_dma_window(uint64_t phb_id, uint16_t pe_number, uint16_t window_id,
				   uint16_t tce_levels, uint64_t tce_table_addr,
				   uint64_t tce_table_size, uint64_t tce_page_size);
int64_t opal_pci_map_pe_dma_window_real(uint64_t phb_id, uint16_t pe_number,
					uint16_t dma_window_number, uint64_t pci_start_addr,
					uint64_t pci_mem_size);
int64_t opal_pci_reset(uint64_t id, uint8_t reset_scope, uint8_t assert_state);

int64_t opal_pci_get_hub_diag_data(uint64_t hub_id, void *diag_buffer,
				   uint64_t diag_buffer_len);
int64_t opal_pci_get_phb_diag_data(uint64_t phb_id, void *diag_buffer,
				   uint64_t diag_buffer_len);
int64_t opal_pci_get_phb_diag_data2(uint64_t phb_id, void *diag_buffer,
				    uint64_t diag_buffer_len);
int64_t opal_pci_fence_phb(uint64_t phb_id);
int64_t opal_pci_reinit(uint64_t phb_id, uint64_t reinit_scope, uint64_t data);
int64_t opal_pci_mask_pe_error(uint64_t phb_id, uint16_t pe_number, uint8_t error_type, uint8_t mask_action);
int64_t opal_set_slot_led_status(uint64_t phb_id, uint64_t slot_id, uint8_t led_type, uint8_t led_action);
int64_t opal_get_epow_status(__be16 *epow_status, __be16 *num_epow_classes);
int64_t opal_get_dpo_status(__be64 *dpo_timeout);
int64_t opal_set_system_attention_led(uint8_t led_action);
int64_t opal_pci_next_error(uint64_t phb_id, __be64 *first_frozen_pe,
			    __be16 *pci_error_type, __be16 *severity);
int64_t opal_pci_poll(uint64_t id);
int64_t opal_return_cpu(void);
int64_t opal_check_token(uint64_t token);
int64_t opal_reinit_cpus(uint64_t flags);

int64_t opal_xscom_read(uint32_t gcid, uint64_t pcb_addr, __be64 *val);
int64_t opal_xscom_write(uint32_t gcid, uint64_t pcb_addr, uint64_t val);

int64_t opal_lpc_write(uint32_t chip_id, enum OpalLPCAddressType addr_type,
		       uint32_t addr, uint32_t data, uint32_t sz);
int64_t opal_lpc_read(uint32_t chip_id, enum OpalLPCAddressType addr_type,
		      uint32_t addr, __be32 *data, uint32_t sz);

int64_t opal_read_elog(uint64_t buffer, uint64_t size, uint64_t log_id);
int64_t opal_get_elog_size(__be64 *log_id, __be64 *size, __be64 *elog_type);
int64_t opal_write_elog(uint64_t buffer, uint64_t size, uint64_t offset);
int64_t opal_send_ack_elog(uint64_t log_id);
void opal_resend_pending_logs(void);

int64_t opal_validate_flash(uint64_t buffer, uint32_t *size, uint32_t *result);
int64_t opal_manage_flash(uint8_t op);
int64_t opal_update_flash(uint64_t blk_list);
int64_t opal_dump_init(uint8_t dump_type);
int64_t opal_dump_info(__be32 *dump_id, __be32 *dump_size);
int64_t opal_dump_info2(__be32 *dump_id, __be32 *dump_size, __be32 *dump_type);
int64_t opal_dump_read(uint32_t dump_id, uint64_t buffer);
int64_t opal_dump_ack(uint32_t dump_id);
int64_t opal_dump_resend_notification(void);

int64_t opal_get_msg(uint64_t buffer, uint64_t size);
int64_t opal_write_oppanel_async(uint64_t token, oppanel_line_t *lines,
					uint64_t num_lines);
int64_t opal_check_completion(uint64_t buffer, uint64_t size, uint64_t token);
int64_t opal_sync_host_reboot(void);
int64_t opal_get_param(uint64_t token, uint32_t param_id, uint64_t buffer,
		uint64_t length);
int64_t opal_set_param(uint64_t token, uint32_t param_id, uint64_t buffer,
		uint64_t length);
int64_t opal_sensor_read(uint32_t sensor_hndl, int token, __be32 *sensor_data);
int64_t opal_sensor_read_u64(u32 sensor_hndl, int token, __be64 *sensor_data);
int64_t opal_handle_hmi(void);
int64_t opal_handle_hmi2(__be64 *out_flags);
int64_t opal_register_dump_region(uint32_t id, uint64_t start, uint64_t end);
int64_t opal_unregister_dump_region(uint32_t id);
int64_t opal_slw_set_reg(uint64_t cpu_pir, uint64_t sprn, uint64_t val);
int64_t opal_config_cpu_idle_state(uint64_t state, uint64_t flag);
int64_t opal_pci_set_phb_cxl_mode(uint64_t phb_id, uint64_t mode, uint64_t pe_number);
int64_t opal_pci_get_pbcq_tunnel_bar(uint64_t phb_id, uint64_t *addr);
int64_t opal_pci_set_pbcq_tunnel_bar(uint64_t phb_id, uint64_t addr);
int64_t opal_ipmi_send(uint64_t interface, struct opal_ipmi_msg *msg,
		uint64_t msg_len);
int64_t opal_ipmi_recv(uint64_t interface, struct opal_ipmi_msg *msg,
		uint64_t *msg_len);
int64_t opal_i2c_request(uint64_t async_token, uint32_t bus_id,
			 struct opal_i2c_request *oreq);
int64_t opal_prd_msg(struct opal_prd_msg *msg);
int64_t opal_leds_get_ind(char *loc_code, __be64 *led_mask,
			  __be64 *led_value, __be64 *max_led_type);
int64_t opal_leds_set_ind(uint64_t token, char *loc_code, const u64 led_mask,
			  const u64 led_value, __be64 *max_led_type);

int64_t opal_flash_read(uint64_t id, uint64_t offset, uint64_t buf,
		uint64_t size, uint64_t token);
int64_t opal_flash_write(uint64_t id, uint64_t offset, uint64_t buf,
		uint64_t size, uint64_t token);
int64_t opal_flash_erase(uint64_t id, uint64_t offset, uint64_t size,
		uint64_t token);
int64_t opal_get_device_tree(uint32_t phandle, uint64_t buf, uint64_t len);
int64_t opal_pci_get_presence_state(uint64_t id, uint64_t data);
int64_t opal_pci_get_power_state(uint64_t id, uint64_t data);
int64_t opal_pci_set_power_state(uint64_t async_token, uint64_t id,
				 uint64_t data);
int64_t opal_pci_poll2(uint64_t id, uint64_t data);

int64_t opal_int_get_xirr(uint32_t *out_xirr, bool just_poll);
int64_t opal_int_set_cppr(uint8_t cppr);
int64_t opal_int_eoi(uint32_t xirr);
int64_t opal_int_set_mfrr(uint32_t cpu, uint8_t mfrr);
int64_t opal_pci_tce_kill(uint64_t phb_id, uint32_t kill_type,
			  uint32_t pe_num, uint32_t tce_size,
			  uint64_t dma_addr, uint32_t npages);
int64_t opal_nmmu_set_ptcr(uint64_t chip_id, uint64_t ptcr);
int64_t opal_xive_reset(uint64_t version);
int64_t opal_xive_get_irq_info(uint32_t girq,
			       __be64 *out_flags,
			       __be64 *out_eoi_page,
			       __be64 *out_trig_page,
			       __be32 *out_esb_shift,
			       __be32 *out_src_chip);
int64_t opal_xive_get_irq_config(uint32_t girq, __be64 *out_vp,
				 uint8_t *out_prio, __be32 *out_lirq);
int64_t opal_xive_set_irq_config(uint32_t girq, uint64_t vp, uint8_t prio,
				 uint32_t lirq);
int64_t opal_xive_get_queue_info(uint64_t vp, uint32_t prio,
				 __be64 *out_qpage,
				 __be64 *out_qsize,
				 __be64 *out_qeoi_page,
				 __be32 *out_escalate_irq,
				 __be64 *out_qflags);
int64_t opal_xive_set_queue_info(uint64_t vp, uint32_t prio,
				 uint64_t qpage,
				 uint64_t qsize,
				 uint64_t qflags);
int64_t opal_xive_donate_page(uint32_t chip_id, uint64_t addr);
int64_t opal_xive_alloc_vp_block(uint32_t alloc_order);
int64_t opal_xive_free_vp_block(uint64_t vp);
int64_t opal_xive_get_vp_info(uint64_t vp,
			      __be64 *out_flags,
			      __be64 *out_cam_value,
			      __be64 *out_report_cl_pair,
			      __be32 *out_chip_id);
int64_t opal_xive_set_vp_info(uint64_t vp,
			      uint64_t flags,
			      uint64_t report_cl_pair);
int64_t opal_xive_allocate_irq_raw(uint32_t chip_id);
int64_t opal_xive_free_irq(uint32_t girq);
int64_t opal_xive_sync(uint32_t type, uint32_t id);
int64_t opal_xive_dump(uint32_t type, uint32_t id);
int64_t opal_xive_get_queue_state(uint64_t vp, uint32_t prio,
				  __be32 *out_qtoggle,
				  __be32 *out_qindex);
int64_t opal_xive_set_queue_state(uint64_t vp, uint32_t prio,
				  uint32_t qtoggle,
				  uint32_t qindex);
int64_t opal_xive_get_vp_state(uint64_t vp, __be64 *out_w01);

int64_t opal_imc_counters_init(uint32_t type, uint64_t address,
							uint64_t cpu_pir);
int64_t opal_imc_counters_start(uint32_t type, uint64_t cpu_pir);
int64_t opal_imc_counters_stop(uint32_t type, uint64_t cpu_pir);

int opal_get_powercap(u32 handle, int token, u32 *pcap);
int opal_set_powercap(u32 handle, int token, u32 pcap);
int opal_get_power_shift_ratio(u32 handle, int token, u32 *psr);
int opal_set_power_shift_ratio(u32 handle, int token, u32 psr);
int opal_sensor_group_clear(u32 group_hndl, int token);
int opal_sensor_group_enable(u32 group_hndl, int token, bool enable);
int opal_nx_coproc_init(uint32_t chip_id, uint32_t ct);

int opal_secvar_get(const char *key, uint64_t key_len, u8 *data,
		    uint64_t *data_size);
int opal_secvar_get_next(const char *key, uint64_t *key_len,
			 uint64_t key_buf_size);
int opal_secvar_enqueue_update(const char *key, uint64_t key_len, u8 *data,
			       uint64_t data_size);

s64 opal_mpipl_update(enum opal_mpipl_ops op, u64 src, u64 dest, u64 size);
s64 opal_mpipl_register_tag(enum opal_mpipl_tags tag, u64 addr);
s64 opal_mpipl_query_tag(enum opal_mpipl_tags tag, __be64 *addr);

s64 opal_signal_system_reset(s32 cpu);
s64 opal_quiesce(u64 shutdown_type, s32 cpu);

/* Internal functions */
extern int early_init_dt_scan_opal(unsigned long node, const char *uname,
				   int depth, void *data);
extern int early_init_dt_scan_recoverable_ranges(unsigned long node,
				 const char *uname, int depth, void *data);
extern void opal_configure_cores(void);

extern int opal_get_chars(uint32_t vtermno, char *buf, int count);
extern int opal_put_chars(uint32_t vtermno, const char *buf, int total_len);
extern int opal_put_chars_atomic(uint32_t vtermno, const char *buf, int total_len);
extern int opal_flush_chars(uint32_t vtermno, bool wait);
extern int opal_flush_console(uint32_t vtermno);

extern void hvc_opal_init_early(void);

extern int opal_notifier_register(struct notifier_block *nb);
extern int opal_notifier_unregister(struct notifier_block *nb);

extern int opal_message_notifier_register(enum opal_msg_type msg_type,
						struct notifier_block *nb);
extern int opal_message_notifier_unregister(enum opal_msg_type msg_type,
					    struct notifier_block *nb);
extern void opal_notifier_enable(void);
extern void opal_notifier_disable(void);
extern void opal_notifier_update_evt(uint64_t evt_mask, uint64_t evt_val);

extern int opal_async_get_token_interruptible(void);
extern int opal_async_release_token(int token);
extern int opal_async_wait_response(uint64_t token, struct opal_msg *msg);
extern int opal_async_wait_response_interruptible(uint64_t token,
		struct opal_msg *msg);
extern int opal_get_sensor_data(u32 sensor_hndl, u32 *sensor_data);
extern int opal_get_sensor_data_u64(u32 sensor_hndl, u64 *sensor_data);
extern int sensor_group_enable(u32 grp_hndl, bool enable);

struct rtc_time;
extern time64_t opal_get_boot_time(void);
extern void opal_nvram_init(void);
extern void opal_flash_update_init(void);
extern void opal_flash_update_print_message(void);
extern int opal_elog_init(void);
extern void opal_platform_dump_init(void);
extern void opal_sys_param_init(void);
extern void opal_msglog_init(void);
extern void opal_msglog_sysfs_init(void);
extern int opal_async_comp_init(void);
extern int opal_sensor_init(void);
extern int opal_hmi_handler_init(void);
extern int opal_event_init(void);
int opal_power_control_init(void);

extern int opal_machine_check(struct pt_regs *regs);
extern bool opal_mce_check_early_recovery(struct pt_regs *regs);
extern int opal_hmi_exception_early(struct pt_regs *regs);
extern int opal_hmi_exception_early2(struct pt_regs *regs);
extern int opal_handle_hmi_exception(struct pt_regs *regs);

extern void opal_shutdown(void);
extern int opal_resync_timebase(void);

extern void opal_lpc_init(void);

extern void opal_kmsg_init(void);

extern int opal_event_request(unsigned int opal_event_nr);

struct opal_sg_list *opal_vmalloc_to_sg_list(void *vmalloc_addr,
					     unsigned long vmalloc_size);
void opal_free_sg_list(struct opal_sg_list *sg);

extern int opal_error_code(int rc);

ssize_t opal_msglog_copy(char *to, loff_t pos, size_t count);

static inline int opal_get_async_rc(struct opal_msg msg)
{
	if (msg.msg_type != OPAL_MSG_ASYNC_COMP)
		return OPAL_PARAMETER;
	else
		return be64_to_cpu(msg.params[1]);
}

void opal_wake_poller(void);

void opal_powercap_init(void);
void opal_psr_init(void);
void opal_sensor_groups_init(void);

#endif /* __ASSEMBLY__ */

#endif /* _ASM_POWERPC_OPAL_H */

cmd: