FM / asm

/usr/src/linux-headers-5.15.0-181/arch/s390/include/asm/

/usr/src/linux-headers-5.15.0-181/arch/s390/include/asm

Name	Size	Mode	Actions
fpu/	-	0755	rm
trace/	-	0755	rm
vdso/	-	0755	rm
airq.h	3421	0644	edit dl rm
alternative-asm.h	3148	0644	edit dl rm
alternative.h	5742	0644	edit dl rm
ap.h	13098	0644	edit dl rm
appldata.h	1593	0644	edit dl rm
archrandom.h	1319	0644	edit dl rm
asm-const.h	376	0644	edit dl rm
asm-prototypes.h	227	0644	edit dl rm
atomic.h	4225	0644	edit dl rm
atomic_ops.h	5100	0644	edit dl rm
barrier.h	1881	0644	edit dl rm
bitops.h	10153	0644	edit dl rm
boot_data.h	481	0644	edit dl rm
bug.h	1562	0644	edit dl rm
bugs.h	441	0644	edit dl rm
cache.h	389	0644	edit dl rm
ccwdev.h	8506	0644	edit dl rm
ccwgroup.h	2301	0644	edit dl rm
checksum.h	3352	0644	edit dl rm
chpid.h	979	0644	edit dl rm
chsc.h	1384	0644	edit dl rm
cio.h	9083	0644	edit dl rm
clocksource.h	184	0644	edit dl rm
clp.h	1426	0644	edit dl rm
cmb.h	425	0644	edit dl rm
cmpxchg.h	5195	0644	edit dl rm
compat.h	5333	0644	edit dl rm
cpacf.h	17759	0644	edit dl rm
cpcmd.h	1135	0644	edit dl rm
cpu.h	549	0644	edit dl rm
cpufeature.h	958	0644	edit dl rm
cputime.h	840	0644	edit dl rm
cpu_mcf.h	3064	0644	edit dl rm
cpu_mf-insn.h	478	0644	edit dl rm
cpu_mf.h	9606	0644	edit dl rm
crw.h	1907	0644	edit dl rm
css_chars.h	904	0644	edit dl rm
ctl_reg.h	3715	0644	edit dl rm
current.h	405	0644	edit dl rm
debug.h	14318	0644	edit dl rm
delay.h	647	0644	edit dl rm
diag.h	7017	0644	edit dl rm
dis.h	636	0644	edit dl rm
dma.h	456	0644	edit dl rm
dwarf.h	952	0644	edit dl rm
eadm.h	2082	0644	edit dl rm
ebcdic.h	1442	0644	edit dl rm
elf.h	11210	0644	edit dl rm
entry-common.h	1590	0644	edit dl rm
exec.h	269	0644	edit dl rm
extable.h	2184	0644	edit dl rm
extmem.h	804	0644	edit dl rm
facility.h	2760	0644	edit dl rm
fcx.h	8102	0644	edit dl rm
ftrace.h	1875	0644	edit dl rm
ftrace.lds.h	720	0644	edit dl rm
futex.h	1927	0644	edit dl rm
gmap.h	5760	0644	edit dl rm
hardirq.h	777	0644	edit dl rm
hugetlb.h	2966	0644	edit dl rm
hw_irq.h	210	0644	edit dl rm
idals.h	5317	0644	edit dl rm
idle.h	753	0644	edit dl rm
io.h	2153	0644	edit dl rm
ipl.h	3708	0644	edit dl rm
irq.h	2635	0644	edit dl rm
irqflags.h	1810	0644	edit dl rm
irq_work.h	204	0644	edit dl rm
isc.h	1036	0644	edit dl rm
itcw.h	950	0644	edit dl rm
jump_label.h	1411	0644	edit dl rm
kasan.h	1772	0644	edit dl rm
Kbuild	253	0644	edit dl rm
kdebug.h	386	0644	edit dl rm
kexec.h	2620	0644	edit dl rm
kfence.h	1148	0644	edit dl rm
kprobes.h	2175	0644	edit dl rm
kvm_host.h	27155	0644	edit dl rm
kvm_para.h	3761	0644	edit dl rm
linkage.h	729	0644	edit dl rm
livepatch.h	474	0644	edit dl rm
lowcore.h	6595	0644	edit dl rm
mem_detect.h	2589	0644	edit dl rm
mem_encrypt.h	365	0644	edit dl rm
mmu.h	1515	0644	edit dl rm
mmu_context.h	3491	0644	edit dl rm
mmzone.h	316	0644	edit dl rm
module.h	1209	0644	edit dl rm
nmi.h	3698	0644	edit dl rm
nospec-branch.h	342	0644	edit dl rm
nospec-insn.h	3616	0644	edit dl rm
numa.h	386	0644	edit dl rm
os_info.h	1136	0644	edit dl rm
page-states.h	486	0644	edit dl rm
page.h	5194	0644	edit dl rm
pci.h	8691	0644	edit dl rm
pci_clp.h	5346	0644	edit dl rm
pci_debug.h	608	0644	edit dl rm
pci_dma.h	5541	0644	edit dl rm
pci_insn.h	4089	0644	edit dl rm
pci_io.h	4405	0644	edit dl rm
percpu.h	6638	0644	edit dl rm
perf_event.h	3245	0644	edit dl rm
pgalloc.h	4024	0644	edit dl rm
pgtable.h	51845	0644	edit dl rm
pkey.h	737	0644	edit dl rm
pnet.h	325	0644	edit dl rm
preempt.h	3218	0644	edit dl rm
processor.h	9637	0644	edit dl rm
ptdump.h	255	0644	edit dl rm
ptrace.h	5865	0644	edit dl rm
purgatory.h	329	0644	edit dl rm
qdio.h	10011	0644	edit dl rm
runtime_instr.h	634	0644	edit dl rm
schid.h	525	0644	edit dl rm
sclp.h	4332	0644	edit dl rm
scsw.h	24630	0644	edit dl rm
seccomp.h	808	0644	edit dl rm
sections.h	1357	0644	edit dl rm
serial.h	147	0644	edit dl rm
setup.h	5156	0644	edit dl rm
set_memory.h	989	0644	edit dl rm
shmparam.h	285	0644	edit dl rm
signal.h	644	0644	edit dl rm
sigp.h	1900	0644	edit dl rm
smp.h	1932	0644	edit dl rm
softirq_stack.h	329	0644	edit dl rm
sparsemem.h	214	0644	edit dl rm
spinlock.h	3525	0644	edit dl rm
spinlock_types.h	407	0644	edit dl rm
stacktrace.h	6168	0644	edit dl rm
stp.h	1706	0644	edit dl rm
string.h	5847	0644	edit dl rm
switch_to.h	1400	0644	edit dl rm
syscall.h	4148	0644	edit dl rm
syscall_wrapper.h	5506	0644	edit dl rm
sysinfo.h	4339	0644	edit dl rm
termios.h	685	0644	edit dl rm
thread_info.h	3605	0644	edit dl rm
timex.h	6538	0644	edit dl rm
tlb.h	4296	0644	edit dl rm
tlbflush.h	3233	0644	edit dl rm
topology.h	2876	0644	edit dl rm
tpi.h	736	0644	edit dl rm
types.h	318	0644	edit dl rm
uaccess.h	10049	0644	edit dl rm
unistd.h	1030	0644	edit dl rm
unwind.h	3360	0644	edit dl rm
uprobes.h	588	0644	edit dl rm
user.h	3384	0644	edit dl rm
uv.h	10977	0644	edit dl rm
vdso.h	746	0644	edit dl rm
vga.h	170	0644	edit dl rm
vmalloc.h	90	0644	edit dl rm
vmlinux.lds.h	1167	0644	edit dl rm
vtime.h	718	0644	edit dl rm
vtimer.h	830	0644	edit dl rm
vx-insn.h	13477	0644	edit dl rm
xor.h	454	0644	edit dl rm

Edit: /usr/src/linux-headers-5.15.0-181/arch/s390/include/asm/ap.h (13098B)

/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Adjunct processor (AP) interfaces
 *
 * Copyright IBM Corp. 2017
 *
 * Author(s): Tony Krowiak <akrowia@linux.vnet.ibm.com>
 *	      Martin Schwidefsky <schwidefsky@de.ibm.com>
 *	      Harald Freudenberger <freude@de.ibm.com>
 */

#ifndef _ASM_S390_AP_H_
#define _ASM_S390_AP_H_

/**
 * The ap_qid_t identifier of an ap queue.
 * If the AP facilities test (APFT) facility is available,
 * card and queue index are 8 bit values, otherwise
 * card index is 6 bit and queue index a 4 bit value.
 */
typedef unsigned int ap_qid_t;

#define AP_MKQID(_card, _queue) (((_card) & 0xff) << 8 | ((_queue) & 0xff))
#define AP_QID_CARD(_qid) (((_qid) >> 8) & 0xff)
#define AP_QID_QUEUE(_qid) ((_qid) & 0xff)

/**
 * struct ap_queue_status - Holds the AP queue status.
 * @queue_empty: Shows if queue is empty
 * @replies_waiting: Waiting replies
 * @queue_full: Is 1 if the queue is full
 * @irq_enabled: Shows if interrupts are enabled for the AP
 * @response_code: Holds the 8 bit response code
 *
 * The ap queue status word is returned by all three AP functions
 * (PQAP, NQAP and DQAP).  There's a set of flags in the first
 * byte, followed by a 1 byte response code.
 */
struct ap_queue_status {
	unsigned int queue_empty	: 1;
	unsigned int replies_waiting	: 1;
	unsigned int queue_full		: 1;
	unsigned int _pad1		: 4;
	unsigned int irq_enabled	: 1;
	unsigned int response_code	: 8;
	unsigned int _pad2		: 16;
};

/**
 * ap_intructions_available() - Test if AP instructions are available.
 *
 * Returns true if the AP instructions are installed, otherwise false.
 */
static inline bool ap_instructions_available(void)
{
	unsigned long reg0 = AP_MKQID(0, 0);
	unsigned long reg1 = 0;

asm volatile(
		"	lgr	0,%[reg0]\n"   /* qid into gr0 */
		"	lghi	1,0\n"	       /* 0 into gr1 */
		"	lghi	2,0\n"	       /* 0 into gr2 */
		"	.long	0xb2af0000\n"  /* PQAP(TAPQ) */
		"0:	la	%[reg1],1\n"   /* 1 into reg1 */
		"1:\n"
		EX_TABLE(0b, 1b)
		: [reg1] "+&d" (reg1)
		: [reg0] "d" (reg0)
		: "cc", "0", "1", "2");
	return reg1 != 0;
}

/**
 * ap_tapq(): Test adjunct processor queue.
 * @qid: The AP queue number
 * @info: Pointer to queue descriptor
 *
 * Returns AP queue status structure.
 */
static inline struct ap_queue_status ap_tapq(ap_qid_t qid, unsigned long *info)
{
	struct ap_queue_status reg1;
	unsigned long reg2;

asm volatile(
		"	lgr	0,%[qid]\n"    /* qid into gr0 */
		"	lghi	2,0\n"	       /* 0 into gr2 */
		"	.long	0xb2af0000\n"  /* PQAP(TAPQ) */
		"	lgr	%[reg1],1\n"   /* gr1 (status) into reg1 */
		"	lgr	%[reg2],2\n"   /* gr2 into reg2 */
		: [reg1] "=&d" (reg1), [reg2] "=&d" (reg2)
		: [qid] "d" (qid)
		: "cc", "0", "1", "2");
	if (info)
		*info = reg2;
	return reg1;
}

/**
 * ap_test_queue(): Test adjunct processor queue.
 * @qid: The AP queue number
 * @tbit: Test facilities bit
 * @info: Pointer to queue descriptor
 *
 * Returns AP queue status structure.
 */
static inline struct ap_queue_status ap_test_queue(ap_qid_t qid,
						   int tbit,
						   unsigned long *info)
{
	if (tbit)
		qid |= 1UL << 23; /* set T bit*/
	return ap_tapq(qid, info);
}

/**
 * ap_pqap_rapq(): Reset adjunct processor queue.
 * @qid: The AP queue number
 *
 * Returns AP queue status structure.
 */
static inline struct ap_queue_status ap_rapq(ap_qid_t qid)
{
	unsigned long reg0 = qid | (1UL << 24);  /* fc 1UL is RAPQ */
	struct ap_queue_status reg1;

asm volatile(
		"	lgr	0,%[reg0]\n"  /* qid arg into gr0 */
		"	.long	0xb2af0000\n" /* PQAP(RAPQ) */
		"	lgr	%[reg1],1\n"  /* gr1 (status) into reg1 */
		: [reg1] "=&d" (reg1)
		: [reg0] "d" (reg0)
		: "cc", "0", "1");
	return reg1;
}

/**
 * ap_pqap_zapq(): Reset and zeroize adjunct processor queue.
 * @qid: The AP queue number
 *
 * Returns AP queue status structure.
 */
static inline struct ap_queue_status ap_zapq(ap_qid_t qid)
{
	unsigned long reg0 = qid | (2UL << 24);  /* fc 2UL is ZAPQ */
	struct ap_queue_status reg1;

asm volatile(
		"	lgr	0,%[reg0]\n"   /* qid arg into gr0 */
		"	.long	0xb2af0000\n"  /* PQAP(ZAPQ) */
		"	lgr	%[reg1],1\n"   /* gr1 (status) into reg1 */
		: [reg1] "=&d" (reg1)
		: [reg0] "d" (reg0)
		: "cc", "0", "1");
	return reg1;
}

/**
 * struct ap_config_info - convenience struct for AP crypto
 * config info as returned by the ap_qci() function.
 */
struct ap_config_info {
	unsigned int apsc	 : 1;	/* S bit */
	unsigned int apxa	 : 1;	/* N bit */
	unsigned int qact	 : 1;	/* C bit */
	unsigned int rc8a	 : 1;	/* R bit */
	unsigned char _reserved1 : 4;
	unsigned char _reserved2[3];
	unsigned char Na;		/* max # of APs - 1 */
	unsigned char Nd;		/* max # of Domains - 1 */
	unsigned char _reserved3[10];
	unsigned int apm[8];		/* AP ID mask */
	unsigned int aqm[8];		/* AP (usage) queue mask */
	unsigned int adm[8];		/* AP (control) domain mask */
	unsigned char _reserved4[16];
} __aligned(8);

/**
 * ap_qci(): Get AP configuration data
 *
 * Returns 0 on success, or -EOPNOTSUPP.
 */
static inline int ap_qci(struct ap_config_info *config)
{
	unsigned long reg0 = 4UL << 24;  /* fc 4UL is QCI */
	unsigned long reg1 = -EOPNOTSUPP;
	struct ap_config_info *reg2 = config;

asm volatile(
		"	lgr	0,%[reg0]\n"   /* QCI fc into gr0 */
		"	lgr	2,%[reg2]\n"   /* ptr to config into gr2 */
		"	.long	0xb2af0000\n"  /* PQAP(QCI) */
		"0:	la	%[reg1],0\n"   /* good case, QCI fc available */
		"1:\n"
		EX_TABLE(0b, 1b)
		: [reg1] "+&d" (reg1)
		: [reg0] "d" (reg0), [reg2] "d" (reg2)
		: "cc", "memory", "0", "2");

return reg1;
}

/*
 * struct ap_qirq_ctrl - convenient struct for easy invocation
 * of the ap_aqic() function. This struct is passed as GR1
 * parameter to the PQAP(AQIC) instruction. For details please
 * see the AR documentation.
 */
struct ap_qirq_ctrl {
	unsigned int _res1 : 8;
	unsigned int zone  : 8;	/* zone info */
	unsigned int ir    : 1;	/* ir flag: enable (1) or disable (0) irq */
	unsigned int _res2 : 4;
	unsigned int gisc  : 3;	/* guest isc field */
	unsigned int _res3 : 6;
	unsigned int gf    : 2;	/* gisa format */
	unsigned int _res4 : 1;
	unsigned int gisa  : 27;	/* gisa origin */
	unsigned int _res5 : 1;
	unsigned int isc   : 3;	/* irq sub class */
};

/**
 * ap_aqic(): Control interruption for a specific AP.
 * @qid: The AP queue number
 * @qirqctrl: struct ap_qirq_ctrl (64 bit value)
 * @ind: The notification indicator byte
 *
 * Returns AP queue status.
 */
static inline struct ap_queue_status ap_aqic(ap_qid_t qid,
					     struct ap_qirq_ctrl qirqctrl,
					     void *ind)
{
	unsigned long reg0 = qid | (3UL << 24);  /* fc 3UL is AQIC */
	union {
		unsigned long value;
		struct ap_qirq_ctrl qirqctrl;
		struct {
			u32 _pad;
			struct ap_queue_status status;
		};
	} reg1;
	void *reg2 = ind;

reg1.qirqctrl = qirqctrl;

asm volatile(
		"	lgr	0,%[reg0]\n"   /* qid param into gr0 */
		"	lgr	1,%[reg1]\n"   /* irq ctrl into gr1 */
		"	lgr	2,%[reg2]\n"   /* ni addr into gr2 */
		"	.long	0xb2af0000\n"  /* PQAP(AQIC) */
		"	lgr	%[reg1],1\n"   /* gr1 (status) into reg1 */
		: [reg1] "+&d" (reg1)
		: [reg0] "d" (reg0), [reg2] "d" (reg2)
		: "cc", "memory", "0", "1", "2");

return reg1.status;
}

/*
 * union ap_qact_ap_info - used together with the
 * ap_aqic() function to provide a convenient way
 * to handle the ap info needed by the qact function.
 */
union ap_qact_ap_info {
	unsigned long val;
	struct {
		unsigned int	  : 3;
		unsigned int mode : 3;
		unsigned int	  : 26;
		unsigned int cat  : 8;
		unsigned int	  : 8;
		unsigned char ver[2];
	};
};

/**
 * ap_qact(): Query AP combatibility type.
 * @qid: The AP queue number
 * @apinfo: On input the info about the AP queue. On output the
 *	    alternate AP queue info provided by the qact function
 *	    in GR2 is stored in.
 *
 * Returns AP queue status. Check response_code field for failures.
 */
static inline struct ap_queue_status ap_qact(ap_qid_t qid, int ifbit,
					     union ap_qact_ap_info *apinfo)
{
	unsigned long reg0 = qid | (5UL << 24) | ((ifbit & 0x01) << 22);
	union {
		unsigned long value;
		struct {
			u32 _pad;
			struct ap_queue_status status;
		};
	} reg1;
	unsigned long reg2;

reg1.value = apinfo->val;

asm volatile(
		"	lgr	0,%[reg0]\n"   /* qid param into gr0 */
		"	lgr	1,%[reg1]\n"   /* qact in info into gr1 */
		"	.long	0xb2af0000\n"  /* PQAP(QACT) */
		"	lgr	%[reg1],1\n"   /* gr1 (status) into reg1 */
		"	lgr	%[reg2],2\n"   /* qact out info into reg2 */
		: [reg1] "+&d" (reg1), [reg2] "=&d" (reg2)
		: [reg0] "d" (reg0)
		: "cc", "0", "1", "2");
	apinfo->val = reg2;
	return reg1.status;
}

/**
 * ap_nqap(): Send message to adjunct processor queue.
 * @qid: The AP queue number
 * @psmid: The program supplied message identifier
 * @msg: The message text
 * @length: The message length
 *
 * Returns AP queue status structure.
 * Condition code 1 on NQAP can't happen because the L bit is 1.
 * Condition code 2 on NQAP also means the send is incomplete,
 * because a segment boundary was reached. The NQAP is repeated.
 */
static inline struct ap_queue_status ap_nqap(ap_qid_t qid,
					     unsigned long long psmid,
					     void *msg, size_t length)
{
	unsigned long reg0 = qid | 0x40000000UL;  /* 0x4... is last msg part */
	union register_pair nqap_r1, nqap_r2;
	struct ap_queue_status reg1;

nqap_r1.even = (unsigned int)(psmid >> 32);
	nqap_r1.odd  = psmid & 0xffffffff;
	nqap_r2.even = (unsigned long)msg;
	nqap_r2.odd  = (unsigned long)length;

asm volatile (
		"	lgr	0,%[reg0]\n"  /* qid param in gr0 */
		"0:	.insn	rre,0xb2ad0000,%[nqap_r1],%[nqap_r2]\n"
		"	brc	2,0b\n"       /* handle partial completion */
		"	lgr	%[reg1],1\n"  /* gr1 (status) into reg1 */
		: [reg0] "+&d" (reg0), [reg1] "=&d" (reg1),
		  [nqap_r2] "+&d" (nqap_r2.pair)
		: [nqap_r1] "d" (nqap_r1.pair)
		: "cc", "memory", "0", "1");
	return reg1;
}

/**
 * ap_dqap(): Receive message from adjunct processor queue.
 * @qid: The AP queue number
 * @psmid: Pointer to program supplied message identifier
 * @msg: The message text
 * @length: The message length
 * @reslength: Resitual length on return
 * @resgr0: input: gr0 value (only used if != 0), output: resitual gr0 content
 *
 * Returns AP queue status structure.
 * Condition code 1 on DQAP means the receive has taken place
 * but only partially.	The response is incomplete, hence the
 * DQAP is repeated.
 * Condition code 2 on DQAP also means the receive is incomplete,
 * this time because a segment boundary was reached. Again, the
 * DQAP is repeated.
 * Note that gpr2 is used by the DQAP instruction to keep track of
 * any 'residual' length, in case the instruction gets interrupted.
 * Hence it gets zeroed before the instruction.
 * If the message does not fit into the buffer, this function will
 * return with a truncated message and the reply in the firmware queue
 * is not removed. This is indicated to the caller with an
 * ap_queue_status response_code value of all bits on (0xFF) and (if
 * the reslength ptr is given) the remaining length is stored in
 * *reslength and (if the resgr0 ptr is given) the updated gr0 value
 * for further processing of this msg entry is stored in *resgr0. The
 * caller needs to detect this situation and should invoke ap_dqap
 * with a valid resgr0 ptr and a value in there != 0 to indicate that
 * *resgr0 is to be used instead of qid to further process this entry.
 */
static inline struct ap_queue_status ap_dqap(ap_qid_t qid,
					     unsigned long long *psmid,
					     void *msg, size_t length,
					     size_t *reslength,
					     unsigned long *resgr0)
{
	unsigned long reg0 = resgr0 && *resgr0 ? *resgr0 : qid | 0x80000000UL;
	struct ap_queue_status reg1;
	unsigned long reg2;
	union register_pair rp1, rp2;

rp1.even = 0UL;
	rp1.odd  = 0UL;
	rp2.even = (unsigned long)msg;
	rp2.odd  = (unsigned long)length;

asm volatile(
		"	lgr	0,%[reg0]\n"   /* qid param into gr0 */
		"	lghi	2,0\n"	       /* 0 into gr2 (res length) */
		"0:	ltgr	%N[rp2],%N[rp2]\n" /* check buf len */
		"	jz	2f\n"	       /* go out if buf len is 0 */
		"1:	.insn	rre,0xb2ae0000,%[rp1],%[rp2]\n"
		"	brc	6,0b\n"        /* handle partial complete */
		"2:	lgr	%[reg0],0\n"   /* gr0 (qid + info) into reg0 */
		"	lgr	%[reg1],1\n"   /* gr1 (status) into reg1 */
		"	lgr	%[reg2],2\n"   /* gr2 (res length) into reg2 */
		: [reg0] "+&d" (reg0), [reg1] "=&d" (reg1), [reg2] "=&d" (reg2),
		  [rp1] "+&d" (rp1.pair), [rp2] "+&d" (rp2.pair)
		:
		: "cc", "memory", "0", "1", "2");

if (reslength)
		*reslength = reg2;
	if (reg2 != 0 && rp2.odd == 0) {
		/*
		 * Partially complete, status in gr1 is not set.
		 * Signal the caller that this dqap is only partially received
		 * with a special status response code 0xFF and *resgr0 updated
		 */
		reg1.response_code = 0xFF;
		if (resgr0)
			*resgr0 = reg0;
	} else {
		*psmid = (((unsigned long long)rp1.even) << 32) + rp1.odd;
		if (resgr0)
			*resgr0 = 0;
	}

return reg1;
}

/*
 * Interface to tell the AP bus code that a configuration
 * change has happened. The bus code should at least do
 * an ap bus resource rescan.
 */
#if IS_ENABLED(CONFIG_ZCRYPT)
void ap_bus_cfg_chg(void);
#else
static inline void ap_bus_cfg_chg(void){}
#endif

#endif /* _ASM_S390_AP_H_ */

cmd: