/
usr
/
src
/
linux-headers-5.15.0-181
/
arch
/
s390
/
include
/
asm
/
/usr/src/linux-headers-5.15.0-181/arch/s390/include/asm
mkdir
upload
Name
Size
Mode
Actions
fpu/
-
0755
rm
trace/
-
0755
rm
vdso/
-
0755
rm
airq.h
3421
0644
edit
dl
rm
alternative-asm.h
3148
0644
edit
dl
rm
alternative.h
5742
0644
edit
dl
rm
ap.h
13098
0644
edit
dl
rm
appldata.h
1593
0644
edit
dl
rm
archrandom.h
1319
0644
edit
dl
rm
asm-const.h
376
0644
edit
dl
rm
asm-prototypes.h
227
0644
edit
dl
rm
atomic.h
4225
0644
edit
dl
rm
atomic_ops.h
5100
0644
edit
dl
rm
barrier.h
1881
0644
edit
dl
rm
bitops.h
10153
0644
edit
dl
rm
boot_data.h
481
0644
edit
dl
rm
bug.h
1562
0644
edit
dl
rm
bugs.h
441
0644
edit
dl
rm
cache.h
389
0644
edit
dl
rm
ccwdev.h
8506
0644
edit
dl
rm
ccwgroup.h
2301
0644
edit
dl
rm
checksum.h
3352
0644
edit
dl
rm
chpid.h
979
0644
edit
dl
rm
chsc.h
1384
0644
edit
dl
rm
cio.h
9083
0644
edit
dl
rm
clocksource.h
184
0644
edit
dl
rm
clp.h
1426
0644
edit
dl
rm
cmb.h
425
0644
edit
dl
rm
cmpxchg.h
5195
0644
edit
dl
rm
compat.h
5333
0644
edit
dl
rm
cpacf.h
17759
0644
edit
dl
rm
cpcmd.h
1135
0644
edit
dl
rm
cpu.h
549
0644
edit
dl
rm
cpufeature.h
958
0644
edit
dl
rm
cputime.h
840
0644
edit
dl
rm
cpu_mcf.h
3064
0644
edit
dl
rm
cpu_mf-insn.h
478
0644
edit
dl
rm
cpu_mf.h
9606
0644
edit
dl
rm
crw.h
1907
0644
edit
dl
rm
css_chars.h
904
0644
edit
dl
rm
ctl_reg.h
3715
0644
edit
dl
rm
current.h
405
0644
edit
dl
rm
debug.h
14318
0644
edit
dl
rm
delay.h
647
0644
edit
dl
rm
diag.h
7017
0644
edit
dl
rm
dis.h
636
0644
edit
dl
rm
dma.h
456
0644
edit
dl
rm
dwarf.h
952
0644
edit
dl
rm
eadm.h
2082
0644
edit
dl
rm
ebcdic.h
1442
0644
edit
dl
rm
elf.h
11210
0644
edit
dl
rm
entry-common.h
1590
0644
edit
dl
rm
exec.h
269
0644
edit
dl
rm
extable.h
2184
0644
edit
dl
rm
extmem.h
804
0644
edit
dl
rm
facility.h
2760
0644
edit
dl
rm
fcx.h
8102
0644
edit
dl
rm
ftrace.h
1875
0644
edit
dl
rm
ftrace.lds.h
720
0644
edit
dl
rm
futex.h
1927
0644
edit
dl
rm
gmap.h
5760
0644
edit
dl
rm
hardirq.h
777
0644
edit
dl
rm
hugetlb.h
2966
0644
edit
dl
rm
hw_irq.h
210
0644
edit
dl
rm
idals.h
5317
0644
edit
dl
rm
idle.h
753
0644
edit
dl
rm
io.h
2153
0644
edit
dl
rm
ipl.h
3708
0644
edit
dl
rm
irq.h
2635
0644
edit
dl
rm
irqflags.h
1810
0644
edit
dl
rm
irq_work.h
204
0644
edit
dl
rm
isc.h
1036
0644
edit
dl
rm
itcw.h
950
0644
edit
dl
rm
jump_label.h
1411
0644
edit
dl
rm
kasan.h
1772
0644
edit
dl
rm
Kbuild
253
0644
edit
dl
rm
kdebug.h
386
0644
edit
dl
rm
kexec.h
2620
0644
edit
dl
rm
kfence.h
1148
0644
edit
dl
rm
kprobes.h
2175
0644
edit
dl
rm
kvm_host.h
27155
0644
edit
dl
rm
kvm_para.h
3761
0644
edit
dl
rm
linkage.h
729
0644
edit
dl
rm
livepatch.h
474
0644
edit
dl
rm
lowcore.h
6595
0644
edit
dl
rm
mem_detect.h
2589
0644
edit
dl
rm
mem_encrypt.h
365
0644
edit
dl
rm
mmu.h
1515
0644
edit
dl
rm
mmu_context.h
3491
0644
edit
dl
rm
mmzone.h
316
0644
edit
dl
rm
module.h
1209
0644
edit
dl
rm
nmi.h
3698
0644
edit
dl
rm
nospec-branch.h
342
0644
edit
dl
rm
nospec-insn.h
3616
0644
edit
dl
rm
numa.h
386
0644
edit
dl
rm
os_info.h
1136
0644
edit
dl
rm
page-states.h
486
0644
edit
dl
rm
page.h
5194
0644
edit
dl
rm
pci.h
8691
0644
edit
dl
rm
pci_clp.h
5346
0644
edit
dl
rm
pci_debug.h
608
0644
edit
dl
rm
pci_dma.h
5541
0644
edit
dl
rm
pci_insn.h
4089
0644
edit
dl
rm
pci_io.h
4405
0644
edit
dl
rm
percpu.h
6638
0644
edit
dl
rm
perf_event.h
3245
0644
edit
dl
rm
pgalloc.h
4024
0644
edit
dl
rm
pgtable.h
51845
0644
edit
dl
rm
pkey.h
737
0644
edit
dl
rm
pnet.h
325
0644
edit
dl
rm
preempt.h
3218
0644
edit
dl
rm
processor.h
9637
0644
edit
dl
rm
ptdump.h
255
0644
edit
dl
rm
ptrace.h
5865
0644
edit
dl
rm
purgatory.h
329
0644
edit
dl
rm
qdio.h
10011
0644
edit
dl
rm
runtime_instr.h
634
0644
edit
dl
rm
schid.h
525
0644
edit
dl
rm
sclp.h
4332
0644
edit
dl
rm
scsw.h
24630
0644
edit
dl
rm
seccomp.h
808
0644
edit
dl
rm
sections.h
1357
0644
edit
dl
rm
serial.h
147
0644
edit
dl
rm
setup.h
5156
0644
edit
dl
rm
set_memory.h
989
0644
edit
dl
rm
shmparam.h
285
0644
edit
dl
rm
signal.h
644
0644
edit
dl
rm
sigp.h
1900
0644
edit
dl
rm
smp.h
1932
0644
edit
dl
rm
softirq_stack.h
329
0644
edit
dl
rm
sparsemem.h
214
0644
edit
dl
rm
spinlock.h
3525
0644
edit
dl
rm
spinlock_types.h
407
0644
edit
dl
rm
stacktrace.h
6168
0644
edit
dl
rm
stp.h
1706
0644
edit
dl
rm
string.h
5847
0644
edit
dl
rm
switch_to.h
1400
0644
edit
dl
rm
syscall.h
4148
0644
edit
dl
rm
syscall_wrapper.h
5506
0644
edit
dl
rm
sysinfo.h
4339
0644
edit
dl
rm
termios.h
685
0644
edit
dl
rm
thread_info.h
3605
0644
edit
dl
rm
timex.h
6538
0644
edit
dl
rm
tlb.h
4296
0644
edit
dl
rm
tlbflush.h
3233
0644
edit
dl
rm
topology.h
2876
0644
edit
dl
rm
tpi.h
736
0644
edit
dl
rm
types.h
318
0644
edit
dl
rm
uaccess.h
10049
0644
edit
dl
rm
unistd.h
1030
0644
edit
dl
rm
unwind.h
3360
0644
edit
dl
rm
uprobes.h
588
0644
edit
dl
rm
user.h
3384
0644
edit
dl
rm
uv.h
10977
0644
edit
dl
rm
vdso.h
746
0644
edit
dl
rm
vga.h
170
0644
edit
dl
rm
vmalloc.h
90
0644
edit
dl
rm
vmlinux.lds.h
1167
0644
edit
dl
rm
vtime.h
718
0644
edit
dl
rm
vtimer.h
830
0644
edit
dl
rm
vx-insn.h
13477
0644
edit
dl
rm
xor.h
454
0644
edit
dl
rm
Edit:
/usr/src/linux-headers-5.15.0-181/arch/s390/include/asm/tlb.h
(4296B)
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _S390_TLB_H #define _S390_TLB_H /* * TLB flushing on s390 is complicated. The following requirement * from the principles of operation is the most arduous: * * "A valid table entry must not be changed while it is attached * to any CPU and may be used for translation by that CPU except to * (1) invalidate the entry by using INVALIDATE PAGE TABLE ENTRY, * or INVALIDATE DAT TABLE ENTRY, (2) alter bits 56-63 of a page * table entry, or (3) make a change by means of a COMPARE AND SWAP * AND PURGE instruction that purges the TLB." * * The modification of a pte of an active mm struct therefore is * a two step process: i) invalidate the pte, ii) store the new pte. * This is true for the page protection bit as well. * The only possible optimization is to flush at the beginning of * a tlb_gather_mmu cycle if the mm_struct is currently not in use. * * Pages used for the page tables is a different story. FIXME: more */ void __tlb_remove_table(void *_table); static inline void tlb_flush(struct mmu_gather *tlb); static inline bool __tlb_remove_page_size(struct mmu_gather *tlb, struct page *page, int page_size); #define tlb_start_vma(tlb, vma) do { } while (0) #define tlb_end_vma(tlb, vma) do { } while (0) #define tlb_flush tlb_flush #define pte_free_tlb pte_free_tlb #define pmd_free_tlb pmd_free_tlb #define p4d_free_tlb p4d_free_tlb #define pud_free_tlb pud_free_tlb #include <asm/tlbflush.h> #include <asm-generic/tlb.h> /* * Release the page cache reference for a pte removed by * tlb_ptep_clear_flush. In both flush modes the tlb for a page cache page * has already been freed, so just do free_page_and_swap_cache. */ static inline bool __tlb_remove_page_size(struct mmu_gather *tlb, struct page *page, int page_size) { free_page_and_swap_cache(page); return false; } static inline void tlb_flush(struct mmu_gather *tlb) { __tlb_flush_mm_lazy(tlb->mm); } /* * pte_free_tlb frees a pte table and clears the CRSTE for the * page table from the tlb. */ static inline void pte_free_tlb(struct mmu_gather *tlb, pgtable_t pte, unsigned long address) { __tlb_adjust_range(tlb, address, PAGE_SIZE); tlb->mm->context.flush_mm = 1; tlb->freed_tables = 1; tlb->cleared_pmds = 1; /* * page_table_free_rcu takes care of the allocation bit masks * of the 2K table fragments in the 4K page table page, * then calls tlb_remove_table. */ page_table_free_rcu(tlb, (unsigned long *) pte, address); } /* * pmd_free_tlb frees a pmd table and clears the CRSTE for the * segment table entry from the tlb. * If the mm uses a two level page table the single pmd is freed * as the pgd. pmd_free_tlb checks the asce_limit against 2GB * to avoid the double free of the pmd in this case. */ static inline void pmd_free_tlb(struct mmu_gather *tlb, pmd_t *pmd, unsigned long address) { if (mm_pmd_folded(tlb->mm)) return; pgtable_pmd_page_dtor(virt_to_page(pmd)); __tlb_adjust_range(tlb, address, PAGE_SIZE); tlb->mm->context.flush_mm = 1; tlb->freed_tables = 1; tlb->cleared_puds = 1; tlb_remove_table(tlb, pmd); } /* * p4d_free_tlb frees a pud table and clears the CRSTE for the * region second table entry from the tlb. * If the mm uses a four level page table the single p4d is freed * as the pgd. p4d_free_tlb checks the asce_limit against 8PB * to avoid the double free of the p4d in this case. */ static inline void p4d_free_tlb(struct mmu_gather *tlb, p4d_t *p4d, unsigned long address) { if (mm_p4d_folded(tlb->mm)) return; __tlb_adjust_range(tlb, address, PAGE_SIZE); tlb->mm->context.flush_mm = 1; tlb->freed_tables = 1; tlb_remove_table(tlb, p4d); } /* * pud_free_tlb frees a pud table and clears the CRSTE for the * region third table entry from the tlb. * If the mm uses a three level page table the single pud is freed * as the pgd. pud_free_tlb checks the asce_limit against 4TB * to avoid the double free of the pud in this case. */ static inline void pud_free_tlb(struct mmu_gather *tlb, pud_t *pud, unsigned long address) { if (mm_pud_folded(tlb->mm)) return; tlb->mm->context.flush_mm = 1; tlb->freed_tables = 1; tlb->cleared_p4ds = 1; tlb_remove_table(tlb, pud); } #endif /* _S390_TLB_H */
Save
cmd:
run