FM / pinctrl

/usr/src/linux-headers-5.15.0-181/include/dt-bindings/pinctrl/

/usr/src/linux-headers-5.15.0-181/include/dt-bindings/pinctrl

Name	Size	Mode	Actions
am33xx.h	5703	0644	edit dl rm
am43xx.h	1758	0644	edit dl rm
apple.h	382	0644	edit dl rm
at91.h	1494	0644	edit dl rm
bcm2835.h	670	0644	edit dl rm
brcm,pinctrl-stingray.h	2718	0644	edit dl rm
dm814x.h	1277	0644	edit dl rm
dra.h	2547	0644	edit dl rm
hisi.h	2069	0644	edit dl rm
k3.h	1525	0644	edit dl rm
k210-fpioa.h	15067	0644	edit dl rm
keystone.h	1167	0644	edit dl rm
lochnagar.h	4903	0644	edit dl rm
mt65xx.h	815	0644	edit dl rm
mt6397-pinfunc.h	13432	0644	edit dl rm
mt6779-pinfunc.h	61379	0644	edit dl rm
mt6797-pinfunc.h	65776	0644	edit dl rm
mt7623-pinfunc.h	32417	0644	edit dl rm
mt8135-pinfunc.h	72059	0644	edit dl rm
mt8183-pinfunc.h	55522	0644	edit dl rm
mt8192-pinfunc.h	67161	0644	edit dl rm
mt8195-pinfunc.h	47973	0644	edit dl rm
mt8365-pinfunc.h	47594	0644	edit dl rm
nomadik.h	739	0644	edit dl rm
omap.h	3163	0644	edit dl rm
pads-imx8dxl.h	60008	0644	edit dl rm
pads-imx8qm.h	56896	0644	edit dl rm
pads-imx8qxp.h	69923	0644	edit dl rm
pinctrl-tegra-io-pad.h	482	0644	edit dl rm
pinctrl-tegra-xusb.h	240	0644	edit dl rm
pinctrl-tegra.h	1059	0644	edit dl rm
pinctrl-zynq.h	426	0644	edit dl rm
pinctrl-zynqmp.h	449	0644	edit dl rm
qcom,pmic-gpio.h	5402	0644	edit dl rm
qcom,pmic-mpp.h	2721	0644	edit dl rm
r7s9210-pinctrl.h	1124	0644	edit dl rm
r7s72100-pinctrl.h	517	0644	edit dl rm
rockchip.h	920	0644	edit dl rm
rzg2l-pinctrl.h	701	0644	edit dl rm
rzn1-pinctrl.h	6966	0644	edit dl rm
samsung.h	2331	0644	edit dl rm
stm32-pinfunc.h	950	0644	edit dl rm
sun4i-a10.h	2606	0644	edit dl rm

Edit: /usr/src/linux-headers-5.15.0-181/include/dt-bindings/pinctrl/dra.h (2547B)

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * This header provides constants for DRA pinctrl bindings.
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 * Author: Rajendra Nayak <rnayak@ti.com>
 */

#ifndef _DT_BINDINGS_PINCTRL_DRA_H
#define _DT_BINDINGS_PINCTRL_DRA_H

/* DRA7 mux mode options for each pin. See TRM for options */
#define MUX_MODE0	0x0
#define MUX_MODE1	0x1
#define MUX_MODE2	0x2
#define MUX_MODE3	0x3
#define MUX_MODE4	0x4
#define MUX_MODE5	0x5
#define MUX_MODE6	0x6
#define MUX_MODE7	0x7
#define MUX_MODE8	0x8
#define MUX_MODE9	0x9
#define MUX_MODE10	0xa
#define MUX_MODE11	0xb
#define MUX_MODE12	0xc
#define MUX_MODE13	0xd
#define MUX_MODE14	0xe
#define MUX_MODE15	0xf

/* Certain pins need virtual mode, but note: they may glitch */
#define MUX_VIRTUAL_MODE0	(MODE_SELECT | (0x0 << 4))
#define MUX_VIRTUAL_MODE1	(MODE_SELECT | (0x1 << 4))
#define MUX_VIRTUAL_MODE2	(MODE_SELECT | (0x2 << 4))
#define MUX_VIRTUAL_MODE3	(MODE_SELECT | (0x3 << 4))
#define MUX_VIRTUAL_MODE4	(MODE_SELECT | (0x4 << 4))
#define MUX_VIRTUAL_MODE5	(MODE_SELECT | (0x5 << 4))
#define MUX_VIRTUAL_MODE6	(MODE_SELECT | (0x6 << 4))
#define MUX_VIRTUAL_MODE7	(MODE_SELECT | (0x7 << 4))
#define MUX_VIRTUAL_MODE8	(MODE_SELECT | (0x8 << 4))
#define MUX_VIRTUAL_MODE9	(MODE_SELECT | (0x9 << 4))
#define MUX_VIRTUAL_MODE10	(MODE_SELECT | (0xa << 4))
#define MUX_VIRTUAL_MODE11	(MODE_SELECT | (0xb << 4))
#define MUX_VIRTUAL_MODE12	(MODE_SELECT | (0xc << 4))
#define MUX_VIRTUAL_MODE13	(MODE_SELECT | (0xd << 4))
#define MUX_VIRTUAL_MODE14	(MODE_SELECT | (0xe << 4))
#define MUX_VIRTUAL_MODE15	(MODE_SELECT | (0xf << 4))

#define MODE_SELECT		(1 << 8)

#define PULL_ENA		(0 << 16)
#define PULL_DIS		(1 << 16)
#define PULL_UP			(1 << 17)
#define INPUT_EN		(1 << 18)
#define SLEWCONTROL		(1 << 19)
#define WAKEUP_EN		(1 << 24)
#define WAKEUP_EVENT		(1 << 25)

/* Active pin states */
#define PIN_OUTPUT		(0 | PULL_DIS)
#define PIN_OUTPUT_PULLUP	(PULL_UP)
#define PIN_OUTPUT_PULLDOWN	(0)
#define PIN_INPUT		(INPUT_EN | PULL_DIS)
#define PIN_INPUT_SLEW		(INPUT_EN | SLEWCONTROL)
#define PIN_INPUT_PULLUP	(PULL_ENA | INPUT_EN | PULL_UP)
#define PIN_INPUT_PULLDOWN	(PULL_ENA | INPUT_EN)

/*
 * Macro to allow using the absolute physical address instead of the
 * padconf registers instead of the offset from padconf base.
 */
#define DRA7XX_CORE_IOPAD(pa, val)	(((pa) & 0xffff) - 0x3400) (val)

/* DRA7 IODELAY configuration parameters */
#define A_DELAY_PS(val)			((val) & 0xffff)
#define G_DELAY_PS(val)			((val) & 0xffff)
#endif

cmd: