FM / mfd

/usr/src/linux-headers-5.15.0-181/include/linux/mfd/

/usr/src/linux-headers-5.15.0-181/include/linux/mfd

Name	Size	Mode	Actions
abx500/	-	0755	rm
arizona/	-	0755	rm
atc260x/	-	0755	rm
da9052/	-	0755	rm
da9055/	-	0755	rm
da9062/	-	0755	rm
da9063/	-	0755	rm
da9150/	-	0755	rm
madera/	-	0755	rm
mt6323/	-	0755	rm
mt6358/	-	0755	rm
mt6359/	-	0755	rm
mt6359p/	-	0755	rm
mt6397/	-	0755	rm
pcf50633/	-	0755	rm
samsung/	-	0755	rm
syscon/	-	0755	rm
wcd934x/	-	0755	rm
wm831x/	-	0755	rm
wm8350/	-	0755	rm
wm8994/	-	0755	rm
88pm80x.h	10080	0644	edit dl rm
88pm860x.h	13508	0644	edit dl rm
aat2870.h	4014	0644	edit dl rm
abx500.h	2401	0644	edit dl rm
ac100.h	6121	0644	edit dl rm
adp5520.h	8506	0644	edit dl rm
altera-a10sr.h	2955	0644	edit dl rm
altera-sysmgr.h	725	0644	edit dl rm
as3711.h	2808	0644	edit dl rm
as3722.h	14879	0644	edit dl rm
asic3.h	12368	0644	edit dl rm
atmel-hlcdc.h	2094	0644	edit dl rm
axp20x.h	17105	0644	edit dl rm
bcm590xx.h	618	0644	edit dl rm
bcm2835-pm.h	235	0644	edit dl rm
bd9571mwv.h	3537	0644	edit dl rm
core.h	4760	0644	edit dl rm
da8xx-cfgchip.h	7046	0644	edit dl rm
da903x.h	7218	0644	edit dl rm
davinci_voicecodec.h	2658	0644	edit dl rm
db8500-prcmu.h	21842	0644	edit dl rm
dbx500-prcmu.h	14268	0644	edit dl rm
dln2.h	3617	0644	edit dl rm
dm355evm_msp.h	2879	0644	edit dl rm
ds1wm.h	817	0644	edit dl rm
ezx-pcap.h	7932	0644	edit dl rm
gsc.h	1818	0644	edit dl rm
hi655x-pmic.h	1934	0644	edit dl rm
hi6421-pmic.h	1184	0644	edit dl rm
hi6421-spmi-pmic.h	519	0644	edit dl rm
htc-pasic3.h	1225	0644	edit dl rm
idt8a340_reg.h	30024	0644	edit dl rm
idt82p33_reg.h	2938	0644	edit dl rm
imx25-tsadc.h	4972	0644	edit dl rm
ingenic-tcu.h	1753	0644	edit dl rm
intel-m10-bmc.h	4907	0644	edit dl rm
intel_pmc_bxt.h	1542	0644	edit dl rm
intel_soc_pmic.h	1693	0644	edit dl rm
intel_soc_pmic_bxtwc.h	1641	0644	edit dl rm
intel_soc_pmic_mrfld.h	2288	0644	edit dl rm
ipaq-micro.h	3750	0644	edit dl rm
iqs62x.h	2797	0644	edit dl rm
janz.h	846	0644	edit dl rm
kempld.h	4122	0644	edit dl rm
khadas-mcu.h	3545	0644	edit dl rm
ljca.h	1043	0644	edit dl rm
lm3533.h	2440	0644	edit dl rm
lochnagar.h	1624	0644	edit dl rm
lochnagar1_regs.h	7896	0644	edit dl rm
lochnagar2_regs.h	15550	0644	edit dl rm
lp873x.h	8896	0644	edit dl rm
lp3943.h	2598	0644	edit dl rm
lp8788-isink.h	1069	0644	edit dl rm
lp8788.h	8424	0644	edit dl rm
lp87565.h	7588	0644	edit dl rm
lpc_ich.h	655	0644	edit dl rm
max8907.h	7555	0644	edit dl rm
max8925.h	7204	0644	edit dl rm
max8997-private.h	12057	0644	edit dl rm
max8997.h	5513	0644	edit dl rm
max8998-private.h	4450	0644	edit dl rm
max8998.h	2983	0644	edit dl rm
max14577-private.h	15776	0644	edit dl rm
max14577.h	2281	0644	edit dl rm
max77620.h	10967	0644	edit dl rm
max77650.h	1887	0644	edit dl rm
max77686-private.h	12850	0644	edit dl rm
max77686.h	2033	0644	edit dl rm
max77693-common.h	1088	0644	edit dl rm
max77693-private.h	17705	0644	edit dl rm
max77693.h	1619	0644	edit dl rm
max77843-private.h	15589	0644	edit dl rm
mc13xxx.h	7769	0644	edit dl rm
mc13783.h	2756	0644	edit dl rm
mc13892.h	792	0644	edit dl rm
mcp.h	1647	0644	edit dl rm
menelaus.h	1284	0644	edit dl rm
motorola-cpcap.h	12651	0644	edit dl rm
mp2629.h	422	0644	edit dl rm
mxs-lradc.h	5736	0644	edit dl rm
ntxec.h	907	0644	edit dl rm
palmas.h	152382	0644	edit dl rm
qcom_rpm.h	293	0644	edit dl rm
rave-sp.h	1448	0644	edit dl rm
rc5t583.h	9501	0644	edit dl rm
rdc321x.h	591	0644	edit dl rm
retu.h	723	0644	edit dl rm
rk808.h	19885	0644	edit dl rm
rn5t618.h	7840	0644	edit dl rm
rohm-bd718x7.h	9038	0644	edit dl rm
rohm-bd957x.h	4362	0644	edit dl rm
rohm-bd70528.h	11082	0644	edit dl rm
rohm-bd71815.h	15608	0644	edit dl rm
rohm-bd71828.h	13084	0644	edit dl rm
rohm-generic.h	2825	0644	edit dl rm
rohm-shared.h	631	0644	edit dl rm
rsmu.h	897	0644	edit dl rm
rt5033-private.h	7927	0644	edit dl rm
rt5033.h	1098	0644	edit dl rm
sc27xx-pmic.h	228	0644	edit dl rm
si476x-core.h	15192	0644	edit dl rm
si476x-platform.h	6189	0644	edit dl rm
si476x-reports.h	4596	0644	edit dl rm
sky81452.h	354	0644	edit dl rm
sta2x11-mfd.h	18565	0644	edit dl rm
stm32-lptimer.h	2102	0644	edit dl rm
stm32-timers.h	5948	0644	edit dl rm
stmfx.h	4051	0644	edit dl rm
stmpe.h	4083	0644	edit dl rm
stpmic1.h	5750	0644	edit dl rm
stw481x.h	1422	0644	edit dl rm
sun4i-gpadc.h	3564	0644	edit dl rm
syscon.h	1871	0644	edit dl rm
t7l66xb.h	622	0644	edit dl rm
tc3589x.h	4123	0644	edit dl rm
tc6387xb.h	516	0644	edit dl rm
tc6393xb.h	1402	0644	edit dl rm
ti-lmu-register.h	5666	0644	edit dl rm
ti-lmu.h	1857	0644	edit dl rm
ti_am335x_tscadc.h	6028	0644	edit dl rm
tmio.h	3894	0644	edit dl rm
tps6105x.h	3079	0644	edit dl rm
tps6507x.h	5055	0644	edit dl rm
tps6586x.h	2802	0644	edit dl rm
tps65010.h	6685	0644	edit dl rm
tps65086.h	3581	0644	edit dl rm
tps65090.h	3814	0644	edit dl rm
tps65217.h	8436	0644	edit dl rm
tps65218.h	8218	0644	edit dl rm
tps65910.h	30093	0644	edit dl rm
tps65912.h	10145	0644	edit dl rm
tps68470.h	3002	0644	edit dl rm
tps80031.h	20059	0644	edit dl rm
twl.h	25494	0644	edit dl rm
twl4030-audio.h	8129	0644	edit dl rm
twl6040.h	6716	0644	edit dl rm
ucb1x00.h	6559	0644	edit dl rm
viperboard.h	2802	0644	edit dl rm
wl1273-core.h	7887	0644	edit dl rm
wm97xx.h	369	0644	edit dl rm
wm8400-audio.h	70819	0644	edit dl rm
wm8400-private.h	58492	0644	edit dl rm
wm8400.h	561	0644	edit dl rm

Edit: /usr/src/linux-headers-5.15.0-181/include/linux/mfd/ezx-pcap.h (7932B)

/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2009 Daniel Ribeiro <drwyrm@gmail.com>
 *
 * For further information, please see http://wiki.openezx.org/PCAP2
 */

#ifndef EZX_PCAP_H
#define EZX_PCAP_H

struct pcap_subdev {
	int id;
	const char *name;
	void *platform_data;
};

struct pcap_platform_data {
	unsigned int irq_base;
	unsigned int config;
	int gpio;
	void (*init) (void *);	/* board specific init */
	int num_subdevs;
	struct pcap_subdev *subdevs;
};

struct pcap_chip;

int ezx_pcap_write(struct pcap_chip *, u8, u32);
int ezx_pcap_read(struct pcap_chip *, u8, u32 *);
int ezx_pcap_set_bits(struct pcap_chip *, u8, u32, u32);
int pcap_to_irq(struct pcap_chip *, int);
int irq_to_pcap(struct pcap_chip *, int);
int pcap_adc_async(struct pcap_chip *, u8, u32, u8[], void *, void *);
int pcap_adc_sync(struct pcap_chip *, u8, u32, u8[], u16[]);
void pcap_set_ts_bits(struct pcap_chip *, u32);

#define PCAP_SECOND_PORT	1
#define PCAP_CS_AH		2

#define PCAP_REGISTER_WRITE_OP_BIT	0x80000000
#define PCAP_REGISTER_READ_OP_BIT	0x00000000

#define PCAP_REGISTER_VALUE_MASK	0x01ffffff
#define PCAP_REGISTER_ADDRESS_MASK	0x7c000000
#define PCAP_REGISTER_ADDRESS_SHIFT	26
#define PCAP_REGISTER_NUMBER		32
#define PCAP_CLEAR_INTERRUPT_REGISTER	0x01ffffff
#define PCAP_MASK_ALL_INTERRUPT		0x01ffffff

/* registers accessible by both pcap ports */
#define PCAP_REG_ISR		0x0	/* Interrupt Status */
#define PCAP_REG_MSR		0x1	/* Interrupt Mask */
#define PCAP_REG_PSTAT		0x2	/* Processor Status */
#define PCAP_REG_VREG2		0x6	/* Regulator Bank 2 Control */
#define PCAP_REG_AUXVREG	0x7	/* Auxiliary Regulator Control */
#define PCAP_REG_BATT		0x8	/* Battery Control */
#define PCAP_REG_ADC		0x9	/* AD Control */
#define PCAP_REG_ADR		0xa	/* AD Result */
#define PCAP_REG_CODEC		0xb	/* Audio Codec Control */
#define PCAP_REG_RX_AMPS	0xc	/* RX Audio Amplifiers Control */
#define PCAP_REG_ST_DAC		0xd	/* Stereo DAC Control */
#define PCAP_REG_BUSCTRL	0x14	/* Connectivity Control */
#define PCAP_REG_PERIPH		0x15	/* Peripheral Control */
#define PCAP_REG_LOWPWR		0x18	/* Regulator Low Power Control */
#define PCAP_REG_TX_AMPS	0x1a	/* TX Audio Amplifiers Control */
#define PCAP_REG_GP		0x1b	/* General Purpose */
#define PCAP_REG_TEST1		0x1c
#define PCAP_REG_TEST2		0x1d
#define PCAP_REG_VENDOR_TEST1	0x1e
#define PCAP_REG_VENDOR_TEST2	0x1f

/* registers accessible by pcap port 1 only (a1200, e2 & e6) */
#define PCAP_REG_INT_SEL	0x3	/* Interrupt Select */
#define PCAP_REG_SWCTRL		0x4	/* Switching Regulator Control */
#define PCAP_REG_VREG1		0x5	/* Regulator Bank 1 Control */
#define PCAP_REG_RTC_TOD	0xe	/* RTC Time of Day */
#define PCAP_REG_RTC_TODA	0xf	/* RTC Time of Day Alarm */
#define PCAP_REG_RTC_DAY	0x10	/* RTC Day */
#define PCAP_REG_RTC_DAYA	0x11	/* RTC Day Alarm */
#define PCAP_REG_MTRTMR		0x12	/* AD Monitor Timer */
#define PCAP_REG_PWR		0x13	/* Power Control */
#define PCAP_REG_AUXVREG_MASK	0x16	/* Auxiliary Regulator Mask */
#define PCAP_REG_VENDOR_REV	0x17
#define PCAP_REG_PERIPH_MASK	0x19	/* Peripheral Mask */

/* PCAP2 Interrupts */
#define PCAP_NIRQS		23
#define PCAP_IRQ_ADCDONE	0	/* ADC done port 1 */
#define PCAP_IRQ_TS		1	/* Touch Screen */
#define PCAP_IRQ_1HZ		2	/* 1HZ timer */
#define PCAP_IRQ_WH		3	/* ADC above high limit */
#define PCAP_IRQ_WL		4	/* ADC below low limit */
#define PCAP_IRQ_TODA		5	/* Time of day alarm */
#define PCAP_IRQ_USB4V		6	/* USB above 4V */
#define PCAP_IRQ_ONOFF		7	/* On/Off button */
#define PCAP_IRQ_ONOFF2		8	/* On/Off button 2 */
#define PCAP_IRQ_USB1V		9	/* USB above 1V */
#define PCAP_IRQ_MOBPORT	10
#define PCAP_IRQ_MIC		11	/* Mic attach/HS button */
#define PCAP_IRQ_HS		12	/* Headset attach */
#define PCAP_IRQ_ST		13
#define PCAP_IRQ_PC		14	/* Power Cut */
#define PCAP_IRQ_WARM		15
#define PCAP_IRQ_EOL		16	/* Battery End Of Life */
#define PCAP_IRQ_CLK		17
#define PCAP_IRQ_SYSRST		18	/* System Reset */
#define PCAP_IRQ_DUMMY		19
#define PCAP_IRQ_ADCDONE2	20	/* ADC done port 2 */
#define PCAP_IRQ_SOFTRESET	21
#define PCAP_IRQ_MNEXB		22

/* voltage regulators */
#define V1		0
#define V2		1
#define V3		2
#define V4		3
#define V5		4
#define V6		5
#define V7		6
#define V8		7
#define V9		8
#define V10		9
#define VAUX1		10
#define VAUX2		11
#define VAUX3		12
#define VAUX4		13
#define VSIM		14
#define VSIM2		15
#define VVIB		16
#define SW1		17
#define SW2		18
#define SW3		19
#define SW1S		20
#define SW2S		21

#define PCAP_BATT_DAC_MASK		0x000000ff
#define PCAP_BATT_DAC_SHIFT		0
#define PCAP_BATT_B_FDBK		(1 << 8)
#define PCAP_BATT_EXT_ISENSE		(1 << 9)
#define PCAP_BATT_V_COIN_MASK		0x00003c00
#define PCAP_BATT_V_COIN_SHIFT		10
#define PCAP_BATT_I_COIN		(1 << 14)
#define PCAP_BATT_COIN_CH_EN		(1 << 15)
#define PCAP_BATT_EOL_SEL_MASK		0x000e0000
#define PCAP_BATT_EOL_SEL_SHIFT		17
#define PCAP_BATT_EOL_CMP_EN		(1 << 20)
#define PCAP_BATT_BATT_DET_EN		(1 << 21)
#define PCAP_BATT_THERMBIAS_CTRL	(1 << 22)

#define PCAP_ADC_ADEN			(1 << 0)
#define PCAP_ADC_RAND			(1 << 1)
#define PCAP_ADC_AD_SEL1		(1 << 2)
#define PCAP_ADC_AD_SEL2		(1 << 3)
#define PCAP_ADC_ADA1_MASK		0x00000070
#define PCAP_ADC_ADA1_SHIFT		4
#define PCAP_ADC_ADA2_MASK		0x00000380
#define PCAP_ADC_ADA2_SHIFT		7
#define PCAP_ADC_ATO_MASK		0x00003c00
#define PCAP_ADC_ATO_SHIFT		10
#define PCAP_ADC_ATOX			(1 << 14)
#define PCAP_ADC_MTR1			(1 << 15)
#define PCAP_ADC_MTR2			(1 << 16)
#define PCAP_ADC_TS_M_MASK		0x000e0000
#define PCAP_ADC_TS_M_SHIFT		17
#define PCAP_ADC_TS_REF_LOWPWR		(1 << 20)
#define PCAP_ADC_TS_REFENB		(1 << 21)
#define PCAP_ADC_BATT_I_POLARITY	(1 << 22)
#define PCAP_ADC_BATT_I_ADC		(1 << 23)

#define PCAP_ADC_BANK_0			0
#define PCAP_ADC_BANK_1			1
/* ADC bank 0 */
#define PCAP_ADC_CH_COIN		0
#define PCAP_ADC_CH_BATT		1
#define PCAP_ADC_CH_BPLUS		2
#define PCAP_ADC_CH_MOBPORTB		3
#define PCAP_ADC_CH_TEMPERATURE		4
#define PCAP_ADC_CH_CHARGER_ID		5
#define PCAP_ADC_CH_AD6			6
/* ADC bank 1 */
#define PCAP_ADC_CH_AD7			0
#define PCAP_ADC_CH_AD8			1
#define PCAP_ADC_CH_AD9			2
#define PCAP_ADC_CH_TS_X1		3
#define PCAP_ADC_CH_TS_X2		4
#define PCAP_ADC_CH_TS_Y1		5
#define PCAP_ADC_CH_TS_Y2		6

#define PCAP_ADC_T_NOW			0
#define PCAP_ADC_T_IN_BURST		1
#define PCAP_ADC_T_OUT_BURST		2

#define PCAP_ADC_ATO_IN_BURST		6
#define PCAP_ADC_ATO_OUT_BURST		0

#define PCAP_ADC_TS_M_XY		1
#define PCAP_ADC_TS_M_PRESSURE		2
#define PCAP_ADC_TS_M_PLATE_X		3
#define PCAP_ADC_TS_M_PLATE_Y		4
#define PCAP_ADC_TS_M_STANDBY		5
#define PCAP_ADC_TS_M_NONTS		6

#define PCAP_ADR_ADD1_MASK		0x000003ff
#define PCAP_ADR_ADD1_SHIFT		0
#define PCAP_ADR_ADD2_MASK		0x000ffc00
#define PCAP_ADR_ADD2_SHIFT		10
#define PCAP_ADR_ADINC1			(1 << 20)
#define PCAP_ADR_ADINC2			(1 << 21)
#define PCAP_ADR_ASC			(1 << 22)
#define PCAP_ADR_ONESHOT		(1 << 23)

#define PCAP_BUSCTRL_FSENB		(1 << 0)
#define PCAP_BUSCTRL_USB_SUSPEND	(1 << 1)
#define PCAP_BUSCTRL_USB_PU		(1 << 2)
#define PCAP_BUSCTRL_USB_PD		(1 << 3)
#define PCAP_BUSCTRL_VUSB_EN		(1 << 4)
#define PCAP_BUSCTRL_USB_PS		(1 << 5)
#define PCAP_BUSCTRL_VUSB_MSTR_EN	(1 << 6)
#define PCAP_BUSCTRL_VBUS_PD_ENB	(1 << 7)
#define PCAP_BUSCTRL_CURRLIM		(1 << 8)
#define PCAP_BUSCTRL_RS232ENB		(1 << 9)
#define PCAP_BUSCTRL_RS232_DIR		(1 << 10)
#define PCAP_BUSCTRL_SE0_CONN		(1 << 11)
#define PCAP_BUSCTRL_USB_PDM		(1 << 12)
#define PCAP_BUSCTRL_BUS_PRI_ADJ	(1 << 24)

/* leds */
#define PCAP_LED0		0
#define PCAP_LED1		1
#define PCAP_BL0		2
#define PCAP_BL1		3
#define PCAP_LED_3MA		0
#define PCAP_LED_4MA		1
#define PCAP_LED_5MA		2
#define PCAP_LED_9MA		3
#define PCAP_LED_T_MASK		0xf
#define PCAP_LED_C_MASK		0x3
#define PCAP_BL_MASK		0x1f
#define PCAP_BL0_SHIFT		0
#define PCAP_LED0_EN		(1 << 5)
#define PCAP_LED1_EN		(1 << 6)
#define PCAP_LED0_T_SHIFT	7
#define PCAP_LED1_T_SHIFT	11
#define PCAP_LED0_C_SHIFT	15
#define PCAP_LED1_C_SHIFT	17
#define PCAP_BL1_SHIFT		20

/* RTC */
#define PCAP_RTC_DAY_MASK	0x3fff
#define PCAP_RTC_TOD_MASK	0xffff
#define PCAP_RTC_PC_MASK	0x7
#define SEC_PER_DAY		86400

#endif

cmd: