/
usr
/
src
/
linux-headers-5.15.0-190
/
arch
/
ia64
/
include
/
asm
/
/usr/src/linux-headers-5.15.0-190/arch/ia64/include/asm
mkdir
upload
Name
Size
Mode
Actions
native/
-
0755
rm
sn/
-
0755
rm
uv/
-
0755
rm
acenv.h
1153
0644
edit
dl
rm
acpi-ext.h
444
0644
edit
dl
rm
acpi.h
2772
0644
edit
dl
rm
agp.h
863
0644
edit
dl
rm
asm-offsets.h
35
0644
edit
dl
rm
asm-prototypes.h
892
0644
edit
dl
rm
asmmacro.h
3372
0644
edit
dl
rm
atomic.h
6390
0644
edit
dl
rm
barrier.h
2414
0644
edit
dl
rm
bitops.h
11112
0644
edit
dl
rm
bug.h
404
0644
edit
dl
rm
cache.h
752
0644
edit
dl
rm
cacheflush.h
903
0644
edit
dl
rm
checksum.h
1746
0644
edit
dl
rm
clocksource.h
276
0644
edit
dl
rm
cmpxchg.h
479
0644
edit
dl
rm
cpu.h
456
0644
edit
dl
rm
cputime.h
648
0644
edit
dl
rm
current.h
418
0644
edit
dl
rm
cyclone.h
442
0644
edit
dl
rm
delay.h
1738
0644
edit
dl
rm
device.h
236
0644
edit
dl
rm
div64.h
31
0644
edit
dl
rm
dma-mapping.h
382
0644
edit
dl
rm
dma.h
351
0644
edit
dl
rm
dmi.h
343
0644
edit
dl
rm
early_ioremap.h
428
0644
edit
dl
rm
efi.h
374
0644
edit
dl
rm
elf.h
10025
0644
edit
dl
rm
emergency-restart.h
149
0644
edit
dl
rm
esi.h
887
0644
edit
dl
rm
exception.h
609
0644
edit
dl
rm
export.h
115
0644
edit
dl
rm
extable.h
330
0644
edit
dl
rm
fb.h
569
0644
edit
dl
rm
fpswa.h
1925
0644
edit
dl
rm
ftrace.h
748
0644
edit
dl
rm
futex.h
2616
0644
edit
dl
rm
gcc_intrin.h
368
0644
edit
dl
rm
hardirq.h
561
0644
edit
dl
rm
hugetlb.h
933
0644
edit
dl
rm
hw_irq.h
5776
0644
edit
dl
rm
idle.h
200
0644
edit
dl
rm
intrinsics.h
306
0644
edit
dl
rm
io.h
7527
0644
edit
dl
rm
iommu.h
505
0644
edit
dl
rm
iommu_table.h
175
0644
edit
dl
rm
iosapic.h
2752
0644
edit
dl
rm
irq.h
960
0644
edit
dl
rm
irqflags.h
2096
0644
edit
dl
rm
irq_regs.h
34
0644
edit
dl
rm
irq_remapping.h
142
0644
edit
dl
rm
Kbuild
139
0644
edit
dl
rm
kdebug.h
1011
0644
edit
dl
rm
kexec.h
1606
0644
edit
dl
rm
kprobes.h
3148
0644
edit
dl
rm
kregs.h
6890
0644
edit
dl
rm
libata-portmap.h
225
0644
edit
dl
rm
linkage.h
398
0644
edit
dl
rm
local.h
31
0644
edit
dl
rm
mca.h
6009
0644
edit
dl
rm
mca_asm.h
7356
0644
edit
dl
rm
meminit.h
1751
0644
edit
dl
rm
mman.h
432
0644
edit
dl
rm
mmiowb.h
433
0644
edit
dl
rm
mmu.h
374
0644
edit
dl
rm
mmu_context.h
5304
0644
edit
dl
rm
mmzone.h
869
0644
edit
dl
rm
module.h
1154
0644
edit
dl
rm
module.lds.h
394
0644
edit
dl
rm
msidef.h
1438
0644
edit
dl
rm
nodedata.h
1898
0644
edit
dl
rm
numa.h
2338
0644
edit
dl
rm
page.h
5856
0644
edit
dl
rm
pal.h
54674
0644
edit
dl
rm
param.h
439
0644
edit
dl
rm
parport.h
534
0644
edit
dl
rm
patch.h
1214
0644
edit
dl
rm
pci.h
2007
0644
edit
dl
rm
percpu.h
1354
0644
edit
dl
rm
pgalloc.h
1569
0644
edit
dl
rm
pgtable.h
19846
0644
edit
dl
rm
processor.h
17876
0644
edit
dl
rm
ptrace.h
5258
0644
edit
dl
rm
sal.h
27189
0644
edit
dl
rm
sections.h
1679
0644
edit
dl
rm
serial.h
446
0644
edit
dl
rm
shmparam.h
445
0644
edit
dl
rm
signal.h
749
0644
edit
dl
rm
smp.h
2514
0644
edit
dl
rm
sparsemem.h
785
0644
edit
dl
rm
spinlock.h
7149
0644
edit
dl
rm
spinlock_types.h
475
0644
edit
dl
rm
string.h
659
0644
edit
dl
rm
switch_to.h
2702
0644
edit
dl
rm
syscall.h
1820
0644
edit
dl
rm
termios.h
1923
0644
edit
dl
rm
thread_info.h
4906
0644
edit
dl
rm
timex.h
1502
0644
edit
dl
rm
tlb.h
1577
0644
edit
dl
rm
tlbflush.h
3165
0644
edit
dl
rm
topology.h
1408
0644
edit
dl
rm
types.h
828
0644
edit
dl
rm
uaccess.h
9730
0644
edit
dl
rm
uncached.h
314
0644
edit
dl
rm
unistd.h
987
0644
edit
dl
rm
unwind.h
5873
0644
edit
dl
rm
user.h
2299
0644
edit
dl
rm
ustack.h
403
0644
edit
dl
rm
vermagic.h
341
0644
edit
dl
rm
vga.h
649
0644
edit
dl
rm
vmalloc.h
90
0644
edit
dl
rm
xor.h
743
0644
edit
dl
rm
xtp.h
938
0644
edit
dl
rm
Edit:
/usr/src/linux-headers-5.15.0-190/arch/ia64/include/asm/tlbflush.h
(3165B)
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_IA64_TLBFLUSH_H #define _ASM_IA64_TLBFLUSH_H /* * Copyright (C) 2002 Hewlett-Packard Co * David Mosberger-Tang <davidm@hpl.hp.com> */ #include <linux/mm.h> #include <asm/intrinsics.h> #include <asm/mmu_context.h> #include <asm/page.h> struct ia64_tr_entry { u64 ifa; u64 itir; u64 pte; u64 rr; }; /*Record for tr entry!*/ extern int ia64_itr_entry(u64 target_mask, u64 va, u64 pte, u64 log_size); extern void ia64_ptr_entry(u64 target_mask, int slot); extern struct ia64_tr_entry *ia64_idtrs[NR_CPUS]; /* region register macros */ #define RR_TO_VE(val) (((val) >> 0) & 0x0000000000000001) #define RR_VE(val) (((val) & 0x0000000000000001) << 0) #define RR_VE_MASK 0x0000000000000001L #define RR_VE_SHIFT 0 #define RR_TO_PS(val) (((val) >> 2) & 0x000000000000003f) #define RR_PS(val) (((val) & 0x000000000000003f) << 2) #define RR_PS_MASK 0x00000000000000fcL #define RR_PS_SHIFT 2 #define RR_RID_MASK 0x00000000ffffff00L #define RR_TO_RID(val) ((val >> 8) & 0xffffff) /* * Now for some TLB flushing routines. This is the kind of stuff that * can be very expensive, so try to avoid them whenever possible. */ extern void setup_ptcg_sem(int max_purges, int from_palo); /* * Flush everything (kernel mapping may also have changed due to * vmalloc/vfree). */ extern void local_flush_tlb_all (void); #ifdef CONFIG_SMP extern void smp_flush_tlb_all (void); extern void smp_flush_tlb_mm (struct mm_struct *mm); extern void smp_flush_tlb_cpumask (cpumask_t xcpumask); # define flush_tlb_all() smp_flush_tlb_all() #else # define flush_tlb_all() local_flush_tlb_all() # define smp_flush_tlb_cpumask(m) local_flush_tlb_all() #endif static inline void local_finish_flush_tlb_mm (struct mm_struct *mm) { if (mm == current->active_mm) activate_context(mm); } /* * Flush a specified user mapping. This is called, e.g., as a result of fork() and * exit(). fork() ends up here because the copy-on-write mechanism needs to write-protect * the PTEs of the parent task. */ static inline void flush_tlb_mm (struct mm_struct *mm) { if (!mm) return; set_bit(mm->context, ia64_ctx.flushmap); mm->context = 0; if (atomic_read(&mm->mm_users) == 0) return; /* happens as a result of exit_mmap() */ #ifdef CONFIG_SMP smp_flush_tlb_mm(mm); #else local_finish_flush_tlb_mm(mm); #endif } extern void flush_tlb_range (struct vm_area_struct *vma, unsigned long start, unsigned long end); /* * Page-granular tlb flush. */ static inline void flush_tlb_page (struct vm_area_struct *vma, unsigned long addr) { #ifdef CONFIG_SMP flush_tlb_range(vma, (addr & PAGE_MASK), (addr & PAGE_MASK) + PAGE_SIZE); #else if (vma->vm_mm == current->active_mm) ia64_ptcl(addr, (PAGE_SHIFT << 2)); else vma->vm_mm->context = 0; #endif } /* * Flush the local TLB. Invoked from another cpu using an IPI. */ #ifdef CONFIG_SMP void smp_local_flush_tlb(void); #else #define smp_local_flush_tlb() #endif static inline void flush_tlb_kernel_range(unsigned long start, unsigned long end) { flush_tlb_all(); /* XXX fix me */ } #endif /* _ASM_IA64_TLBFLUSH_H */
Save
cmd:
run