/
usr
/
src
/
linux-headers-5.15.0-190
/
arch
/
microblaze
/
include
/
asm
/
/usr/src/linux-headers-5.15.0-190/arch/microblaze/include/asm
mkdir
upload
Name
Size
Mode
Actions
asm-compat.h
518
0644
edit
dl
rm
asm-offsets.h
35
0644
edit
dl
rm
barrier.h
313
0644
edit
dl
rm
cache.h
510
0644
edit
dl
rm
cacheflush.h
3209
0644
edit
dl
rm
checksum.h
806
0644
edit
dl
rm
cpuinfo.h
2043
0644
edit
dl
rm
current.h
714
0644
edit
dl
rm
delay.h
2138
0644
edit
dl
rm
dma.h
432
0644
edit
dl
rm
elf.h
602
0644
edit
dl
rm
entry.h
1018
0644
edit
dl
rm
exceptions.h
1928
0644
edit
dl
rm
fixmap.h
1874
0644
edit
dl
rm
flat.h
1982
0644
edit
dl
rm
ftrace.h
642
0644
edit
dl
rm
futex.h
2179
0644
edit
dl
rm
hash.h
2429
0644
edit
dl
rm
highmem.h
1800
0644
edit
dl
rm
io.h
1691
0644
edit
dl
rm
irq.h
376
0644
edit
dl
rm
irqflags.h
2529
0644
edit
dl
rm
Kbuild
250
0644
edit
dl
rm
kgdb.h
739
0644
edit
dl
rm
mmu.h
4050
0644
edit
dl
rm
mmu_context.h
72
0644
edit
dl
rm
mmu_context_mm.h
3893
0644
edit
dl
rm
module.h
704
0644
edit
dl
rm
page.h
4076
0644
edit
dl
rm
pci-bridge.h
4473
0644
edit
dl
rm
pci.h
1986
0644
edit
dl
rm
pgalloc.h
1042
0644
edit
dl
rm
pgtable.h
14526
0644
edit
dl
rm
processor.h
2693
0644
edit
dl
rm
ptrace.h
591
0644
edit
dl
rm
pvr.h
8791
0644
edit
dl
rm
registers.h
1508
0644
edit
dl
rm
seccomp.h
256
0644
edit
dl
rm
sections.h
501
0644
edit
dl
rm
setup.h
823
0644
edit
dl
rm
string.h
494
0644
edit
dl
rm
switch_to.h
493
0644
edit
dl
rm
syscall.h
2346
0644
edit
dl
rm
thread_info.h
3979
0644
edit
dl
rm
timex.h
266
0644
edit
dl
rm
tlbflush.h
1579
0644
edit
dl
rm
uaccess.h
8121
0644
edit
dl
rm
unistd.h
1051
0644
edit
dl
rm
unwind.h
611
0644
edit
dl
rm
vmalloc.h
108
0644
edit
dl
rm
Edit:
/usr/src/linux-headers-5.15.0-190/arch/microblaze/include/asm/cpuinfo.h
(2043B)
/* SPDX-License-Identifier: GPL-2.0 */ /* * Generic support for queying CPU info * * Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu> * Copyright (C) 2007-2009 PetaLogix * Copyright (C) 2007 John Williams <jwilliams@itee.uq.edu.au> */ #ifndef _ASM_MICROBLAZE_CPUINFO_H #define _ASM_MICROBLAZE_CPUINFO_H #include <linux/of.h> /* CPU Version and FPGA Family code conversion table type */ struct cpu_ver_key { const char *s; const unsigned k; }; extern const struct cpu_ver_key cpu_ver_lookup[]; struct family_string_key { const char *s; const unsigned k; }; extern const struct family_string_key family_string_lookup[]; struct cpuinfo { /* Core CPU configuration */ u32 use_instr; u32 use_mult; u32 use_fpu; u32 use_exc; u32 ver_code; u32 mmu; u32 mmu_privins; u32 endian; /* CPU caches */ u32 use_icache; u32 icache_tagbits; u32 icache_write; u32 icache_line_length; u32 icache_size; unsigned long icache_base; unsigned long icache_high; u32 use_dcache; u32 dcache_tagbits; u32 dcache_write; u32 dcache_line_length; u32 dcache_size; u32 dcache_wb; unsigned long dcache_base; unsigned long dcache_high; /* Bus connections */ u32 use_dopb; u32 use_iopb; u32 use_dlmb; u32 use_ilmb; u32 num_fsl; /* CPU interrupt line info */ u32 irq_edge; u32 irq_positive; u32 area_optimised; /* HW debug support */ u32 hw_debug; u32 num_pc_brk; u32 num_rd_brk; u32 num_wr_brk; u32 cpu_clock_freq; /* store real freq of cpu */ /* FPGA family */ u32 fpga_family_code; /* User define */ u32 pvr_user1; u32 pvr_user2; }; extern struct cpuinfo cpuinfo; /* fwd declarations of the various CPUinfo populators */ void setup_cpuinfo(void); void setup_cpuinfo_clk(void); void set_cpuinfo_static(struct cpuinfo *ci, struct device_node *cpu); void set_cpuinfo_pvr_full(struct cpuinfo *ci, struct device_node *cpu); static inline unsigned int fcpu(struct device_node *cpu, char *n) { u32 val = 0; of_property_read_u32(cpu, n, &val); return val; } #endif /* _ASM_MICROBLAZE_CPUINFO_H */
Save
cmd:
run