FM / asm

/usr/src/linux-headers-5.15.0-190/arch/x86/include/asm/

/usr/src/linux-headers-5.15.0-190/arch/x86/include/asm

Name	Size	Mode	Actions
e820/	-	0755	rm
fpu/	-	0755	rm
numachip/	-	0755	rm
trace/	-	0755	rm
uv/	-	0755	rm
vdso/	-	0755	rm
xen/	-	0755	rm
acenv.h	1450	0644	edit dl rm
acpi.h	4804	0644	edit dl rm
acrn.h	1834	0644	edit dl rm
agp.h	1073	0644	edit dl rm
alternative.h	13574	0644	edit dl rm
amd-ibs.h	4247	0644	edit dl rm
amd_nb.h	3136	0644	edit dl rm
apic.h	13646	0644	edit dl rm
apicdef.h	11563	0644	edit dl rm
apm.h	1842	0644	edit dl rm
archrandom.h	2347	0644	edit dl rm
arch_hweight.h	1083	0644	edit dl rm
asm-offsets.h	35	0644	edit dl rm
asm-prototypes.h	431	0644	edit dl rm
asm.h	6060	0644	edit dl rm
atomic.h	6766	0644	edit dl rm
atomic64_32.h	8367	0644	edit dl rm
atomic64_64.h	6410	0644	edit dl rm
audit.h	170	0644	edit dl rm
barrier.h	2368	0644	edit dl rm
bios_ebda.h	914	0644	edit dl rm
bitops.h	10149	0644	edit dl rm
boot.h	2397	0644	edit dl rm
bootparam_utils.h	2866	0644	edit dl rm
bug.h	2392	0644	edit dl rm
bugs.h	344	0644	edit dl rm
cache.h	622	0644	edit dl rm
cacheflush.h	329	0644	edit dl rm
cacheinfo.h	263	0644	edit dl rm
ce4100.h	121	0644	edit dl rm
checksum.h	240	0644	edit dl rm
checksum_32.h	4682	0644	edit dl rm
checksum_64.h	5164	0644	edit dl rm
clocksource.h	480	0644	edit dl rm
cmdline.h	302	0644	edit dl rm
cmpxchg.h	7937	0644	edit dl rm
cmpxchg_32.h	3243	0644	edit dl rm
cmpxchg_64.h	561	0644	edit dl rm
compat.h	4102	0644	edit dl rm
cpu.h	2099	0644	edit dl rm
cpufeature.h	8428	0644	edit dl rm
cpufeatures.h	33383	0644	edit dl rm
cpuidle_haltpoll.h	189	0644	edit dl rm
cpumask.h	829	0644	edit dl rm
cpu_device_id.h	10945	0644	edit dl rm
cpu_entry_area.h	4196	0644	edit dl rm
crash.h	300	0644	edit dl rm
current.h	443	0644	edit dl rm
debugreg.h	3641	0644	edit dl rm
delay.h	275	0644	edit dl rm
desc.h	11524	0644	edit dl rm
desc_defs.h	3396	0644	edit dl rm
device.h	176	0644	edit dl rm
disabled-features.h	3173	0644	edit dl rm
div64.h	2335	0644	edit dl rm
dma-mapping.h	519	0644	edit dl rm
dma.h	9811	0644	edit dl rm
dmi.h	556	0644	edit dl rm
doublefault.h	271	0644	edit dl rm
dwarf2.h	1325	0644	edit dl rm
edac.h	474	0644	edit dl rm
efi.h	12308	0644	edit dl rm
elf.h	12623	0644	edit dl rm
elfcore-compat.h	890	0644	edit dl rm
emergency-restart.h	202	0644	edit dl rm
emulate_prefix.h	484	0644	edit dl rm
enclu.h	181	0644	edit dl rm
entry-common.h	3322	0644	edit dl rm
espfix.h	426	0644	edit dl rm
exec.h	37	0644	edit dl rm
extable.h	1871	0644	edit dl rm
extable_fixup_types.h	1875	0644	edit dl rm
fb.h	540	0644	edit dl rm
fixmap.h	6094	0644	edit dl rm
floppy.h	6860	0644	edit dl rm
frame.h	2555	0644	edit dl rm
fsgsbase.h	2072	0644	edit dl rm
ftrace.h	3234	0644	edit dl rm
futex.h	2553	0644	edit dl rm
gart.h	2704	0644	edit dl rm
GEN-for-each-reg.h	345	0644	edit dl rm
genapic.h	22	0644	edit dl rm
geode.h	693	0644	edit dl rm
hardirq.h	2342	0644	edit dl rm
highmem.h	2466	0644	edit dl rm
hpet.h	3002	0644	edit dl rm
hugetlb.h	243	0644	edit dl rm
hw_breakpoint.h	2112	0644	edit dl rm
hw_irq.h	3070	0644	edit dl rm
hyperv-tlfs.h	17555	0644	edit dl rm
hypervisor.h	2360	0644	edit dl rm
i8259.h	2061	0644	edit dl rm
ia32.h	1791	0644	edit dl rm
ia32_unistd.h	313	0644	edit dl rm
idtentry.h	24197	0644	edit dl rm
imr.h	1684	0644	edit dl rm
inat.h	6092	0644	edit dl rm
inat_types.h	341	0644	edit dl rm
init.h	632	0644	edit dl rm
insn-eval.h	1379	0644	edit dl rm
insn.h	7867	0644	edit dl rm
inst.h	2066	0644	edit dl rm
intel-family.h	5775	0644	edit dl rm
intel-mid.h	1132	0644	edit dl rm
intel_ds.h	849	0644	edit dl rm
intel_pconfig.h	1545	0644	edit dl rm
intel_pt.h	1235	0644	edit dl rm
intel_punit_ipc.h	4666	0644	edit dl rm
intel_scu_ipc.h	2234	0644	edit dl rm
intel_telemetry.h	3723	0644	edit dl rm
invpcid.h	1487	0644	edit dl rm
io.h	12690	0644	edit dl rm
iomap.h	536	0644	edit dl rm
iommu.h	780	0644	edit dl rm
iommu_table.h	3910	0644	edit dl rm
iosf_mbi.h	7384	0644	edit dl rm
io_apic.h	5204	0644	edit dl rm
io_bitmap.h	1370	0644	edit dl rm
irq.h	1280	0644	edit dl rm
irqdomain.h	1915	0644	edit dl rm
irqflags.h	2976	0644	edit dl rm
irq_remapping.h	2061	0644	edit dl rm
irq_stack.h	7536	0644	edit dl rm
irq_vectors.h	4296	0644	edit dl rm
irq_work.h	358	0644	edit dl rm
ist.h	294	0644	edit dl rm
jailhouse_para.h	449	0644	edit dl rm
jump_label.h	1406	0644	edit dl rm
kasan.h	1291	0644	edit dl rm
kaslr.h	398	0644	edit dl rm
kbdleds.h	454	0644	edit dl rm
Kbuild	300	0644	edit dl rm
kdebug.h	1087	0644	edit dl rm
kexec-bzimage64.h	195	0644	edit dl rm
kexec.h	6011	0644	edit dl rm
kfence.h	2140	0644	edit dl rm
kgdb.h	2143	0644	edit dl rm
kprobes.h	3463	0644	edit dl rm
kvm-x86-ops.h	3921	0644	edit dl rm
kvmclock.h	506	0644	edit dl rm
kvm_host.h	60066	0644	edit dl rm
kvm_page_track.h	2504	0644	edit dl rm
kvm_para.h	3467	0644	edit dl rm
kvm_types.h	178	0644	edit dl rm
kvm_vcpu_regs.h	606	0644	edit dl rm
linkage.h	1139	0644	edit dl rm
livepatch.h	472	0644	edit dl rm
local.h	3925	0644	edit dl rm
mach_timer.h	1590	0644	edit dl rm
mach_traps.h	1013	0644	edit dl rm
math_emu.h	395	0644	edit dl rm
mc146818rtc.h	2835	0644	edit dl rm
mce.h	13125	0644	edit dl rm
memtype.h	899	0644	edit dl rm
mem_encrypt.h	3427	0644	edit dl rm
microcode.h	3865	0644	edit dl rm
microcode_amd.h	1573	0644	edit dl rm
microcode_intel.h	2521	0644	edit dl rm
misc.h	143	0644	edit dl rm
mmconfig.h	374	0644	edit dl rm
mmu.h	1740	0644	edit dl rm
mmu_context.h	6074	0644	edit dl rm
mmx.h	337	0644	edit dl rm
mmzone.h	129	0644	edit dl rm
mmzone_32.h	343	0644	edit dl rm
mmzone_64.h	430	0644	edit dl rm
module.h	324	0644	edit dl rm
mpspec.h	3652	0644	edit dl rm
mpspec_def.h	4256	0644	edit dl rm
mshyperv.h	5604	0644	edit dl rm
msi.h	1549	0644	edit dl rm
msr-index.h	40230	0644	edit dl rm
msr-trace.h	1387	0644	edit dl rm
msr.h	11061	0644	edit dl rm
mtrr.h	4753	0644	edit dl rm
mwait.h	4457	0644	edit dl rm
nmi.h	1444	0644	edit dl rm
nops.h	1905	0644	edit dl rm
nospec-branch.h	13073	0644	edit dl rm
numa.h	2193	0644	edit dl rm
numa_32.h	256	0644	edit dl rm
olpc.h	2382	0644	edit dl rm
olpc_ofw.h	1128	0644	edit dl rm
orc_lookup.h	1065	0644	edit dl rm
orc_types.h	2025	0644	edit dl rm
page.h	2510	0644	edit dl rm
page_32.h	1043	0644	edit dl rm
page_32_types.h	2399	0644	edit dl rm
page_64.h	2737	0644	edit dl rm
page_64_types.h	3139	0644	edit dl rm
page_types.h	2262	0644	edit dl rm
paravirt.h	18813	0644	edit dl rm
paravirt_types.h	19671	0644	edit dl rm
parport.h	314	0644	edit dl rm
pc-conf-reg.h	723	0644	edit dl rm
pci-direct.h	850	0644	edit dl rm
pci-functions.h	654	0644	edit dl rm
pci.h	3191	0644	edit dl rm
pci_x86.h	6477	0644	edit dl rm
percpu.h	16992	0644	edit dl rm
perf_event.h	16079	0644	edit dl rm
perf_event_p4.h	26731	0644	edit dl rm
pgalloc.h	5306	0644	edit dl rm
pgtable-2level.h	2815	0644	edit dl rm
pgtable-2level_types.h	921	0644	edit dl rm
pgtable-3level.h	8963	0644	edit dl rm
pgtable-3level_types.h	1030	0644	edit dl rm
pgtable-invert.h	1091	0644	edit dl rm
pgtable.h	33464	0644	edit dl rm
pgtable_32.h	2346	0644	edit dl rm
pgtable_32_areas.h	1582	0644	edit dl rm
pgtable_32_types.h	634	0644	edit dl rm
pgtable_64.h	7257	0644	edit dl rm
pgtable_64_types.h	4468	0644	edit dl rm
pgtable_areas.h	623	0644	edit dl rm
pgtable_types.h	17580	0644	edit dl rm
pkeys.h	3513	0644	edit dl rm
pkru.h	1346	0644	edit dl rm
platform_sst_audio.h	3101	0644	edit dl rm
pm-trace.h	611	0644	edit dl rm
posix_types.h	144	0644	edit dl rm
preempt.h	4051	0644	edit dl rm
probe_roms.h	273	0644	edit dl rm
processor-cyrix.h	383	0644	edit dl rm
processor-flags.h	1750	0644	edit dl rm
processor.h	22471	0644	edit dl rm
prom.h	821	0644	edit dl rm
proto.h	952	0644	edit dl rm
pti.h	372	0644	edit dl rm
ptrace.h	10491	0644	edit dl rm
purgatory.h	235	0644	edit dl rm
pvclock-abi.h	1530	0644	edit dl rm
pvclock.h	2702	0644	edit dl rm
qrwlock.h	199	0644	edit dl rm
qspinlock.h	3132	0644	edit dl rm
qspinlock_paravirt.h	1908	0644	edit dl rm
realmode.h	2099	0644	edit dl rm
reboot.h	948	0644	edit dl rm
reboot_fixups.h	183	0644	edit dl rm
required-features.h	2839	0644	edit dl rm
resctrl.h	2847	0644	edit dl rm
rmwcc.h	2277	0644	edit dl rm
seccomp.h	1205	0644	edit dl rm
sections.h	895	0644	edit dl rm
segment.h	10613	0644	edit dl rm
serial.h	1137	0644	edit dl rm
setup.h	3633	0644	edit dl rm
setup_arch.h	77	0644	edit dl rm
set_memory.h	5388	0644	edit dl rm
sev-common.h	3053	0644	edit dl rm
sev.h	2443	0644	edit dl rm
sgx.h	11389	0644	edit dl rm
shmparam.h	193	0644	edit dl rm
sigcontext.h	261	0644	edit dl rm
sigframe.h	2141	0644	edit dl rm
sighandling.h	526	0644	edit dl rm
signal.h	2428	0644	edit dl rm
simd.h	287	0644	edit dl rm
smap.h	2038	0644	edit dl rm
smp.h	5067	0644	edit dl rm
softirq_stack.h	216	0644	edit dl rm
sparsemem.h	1102	0644	edit dl rm
spec-ctrl.h	2875	0644	edit dl rm
special_insns.h	7170	0644	edit dl rm
spinlock.h	1214	0644	edit dl rm
spinlock_types.h	253	0644	edit dl rm
sta2x11.h	352	0644	edit dl rm
stackprotector.h	3095	0644	edit dl rm
stacktrace.h	2850	0644	edit dl rm
static_call.h	2868	0644	edit dl rm
string.h	129	0644	edit dl rm
string_32.h	6111	0644	edit dl rm
string_64.h	2852	0644	edit dl rm
suspend.h	496	0644	edit dl rm
suspend_32.h	876	0644	edit dl rm
suspend_64.h	1833	0644	edit dl rm
svm.h	10791	0644	edit dl rm
swiotlb.h	645	0644	edit dl rm
switch_to.h	2330	0644	edit dl rm
sync_bitops.h	3336	0644	edit dl rm
sync_core.h	3315	0644	edit dl rm
syscall.h	4310	0644	edit dl rm
syscalls.h	374	0644	edit dl rm
syscall_wrapper.h	9998	0644	edit dl rm
text-patching.h	5646	0644	edit dl rm
thermal.h	428	0644	edit dl rm
thread_info.h	7995	0644	edit dl rm
time.h	331	0644	edit dl rm
timer.h	1027	0644	edit dl rm
timex.h	546	0644	edit dl rm
tlb.h	1200	0644	edit dl rm
tlbbatch.h	332	0644	edit dl rm
tlbflush.h	7710	0644	edit dl rm
topology.h	6482	0644	edit dl rm
trace_clock.h	406	0644	edit dl rm
trapnr.h	1316	0644	edit dl rm
traps.h	1260	0644	edit dl rm
trap_pf.h	709	0644	edit dl rm
tsc.h	2016	0644	edit dl rm
uaccess.h	22210	0644	edit dl rm
uaccess_32.h	1006	0644	edit dl rm
uaccess_64.h	2440	0644	edit dl rm
umip.h	317	0644	edit dl rm
unistd.h	1630	0644	edit dl rm
unwind.h	3220	0644	edit dl rm
unwind_hints.h	1461	0644	edit dl rm
uprobes.h	1017	0644	edit dl rm
user.h	2257	0644	edit dl rm
user32.h	2156	0644	edit dl rm
user_32.h	5042	0644	edit dl rm
user_64.h	5339	0644	edit dl rm
vdso.h	1391	0644	edit dl rm
vermagic.h	1993	0644	edit dl rm
vga.h	740	0644	edit dl rm
vgtod.h	518	0644	edit dl rm
virtext.h	3460	0644	edit dl rm
vm86.h	2182	0644	edit dl rm
vmalloc.h	560	0644	edit dl rm
vmware.h	1942	0644	edit dl rm
vmx.h	26141	0644	edit dl rm
vmxfeatures.h	6049	0644	edit dl rm
vsyscall.h	988	0644	edit dl rm
vvar.h	1591	0644	edit dl rm
word-at-a-time.h	2596	0644	edit dl rm
x86_init.h	10176	0644	edit dl rm
xor.h	10107	0644	edit dl rm
xor_32.h	14347	0644	edit dl rm
xor_64.h	716	0644	edit dl rm
xor_avx.h	4344	0644	edit dl rm

Edit: /usr/src/linux-headers-5.15.0-190/arch/x86/include/asm/mce.h (13125B)

/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_MCE_H
#define _ASM_X86_MCE_H

#include <uapi/asm/mce.h>

/*
 * Machine Check support for x86
 */

/* MCG_CAP register defines */
#define MCG_BANKCNT_MASK	0xff         /* Number of Banks */
#define MCG_CTL_P		BIT_ULL(8)   /* MCG_CTL register available */
#define MCG_EXT_P		BIT_ULL(9)   /* Extended registers available */
#define MCG_CMCI_P		BIT_ULL(10)  /* CMCI supported */
#define MCG_EXT_CNT_MASK	0xff0000     /* Number of Extended registers */
#define MCG_EXT_CNT_SHIFT	16
#define MCG_EXT_CNT(c)		(((c) & MCG_EXT_CNT_MASK) >> MCG_EXT_CNT_SHIFT)
#define MCG_SER_P		BIT_ULL(24)  /* MCA recovery/new status bits */
#define MCG_ELOG_P		BIT_ULL(26)  /* Extended error log supported */
#define MCG_LMCE_P		BIT_ULL(27)  /* Local machine check supported */

/* MCG_STATUS register defines */
#define MCG_STATUS_RIPV		BIT_ULL(0)   /* restart ip valid */
#define MCG_STATUS_EIPV		BIT_ULL(1)   /* ip points to correct instruction */
#define MCG_STATUS_MCIP		BIT_ULL(2)   /* machine check in progress */
#define MCG_STATUS_LMCES	BIT_ULL(3)   /* LMCE signaled */

/* MCG_EXT_CTL register defines */
#define MCG_EXT_CTL_LMCE_EN	BIT_ULL(0) /* Enable LMCE */

/* MCi_STATUS register defines */
#define MCI_STATUS_VAL		BIT_ULL(63)  /* valid error */
#define MCI_STATUS_OVER		BIT_ULL(62)  /* previous errors lost */
#define MCI_STATUS_UC		BIT_ULL(61)  /* uncorrected error */
#define MCI_STATUS_EN		BIT_ULL(60)  /* error enabled */
#define MCI_STATUS_MISCV	BIT_ULL(59)  /* misc error reg. valid */
#define MCI_STATUS_ADDRV	BIT_ULL(58)  /* addr reg. valid */
#define MCI_STATUS_PCC		BIT_ULL(57)  /* processor context corrupt */
#define MCI_STATUS_S		BIT_ULL(56)  /* Signaled machine check */
#define MCI_STATUS_AR		BIT_ULL(55)  /* Action required */
#define MCI_STATUS_CEC_SHIFT	38           /* Corrected Error Count */
#define MCI_STATUS_CEC_MASK	GENMASK_ULL(52,38)
#define MCI_STATUS_CEC(c)	(((c) & MCI_STATUS_CEC_MASK) >> MCI_STATUS_CEC_SHIFT)

/* AMD-specific bits */
#define MCI_STATUS_TCC		BIT_ULL(55)  /* Task context corrupt */
#define MCI_STATUS_SYNDV	BIT_ULL(53)  /* synd reg. valid */
#define MCI_STATUS_DEFERRED	BIT_ULL(44)  /* uncorrected error, deferred exception */
#define MCI_STATUS_POISON	BIT_ULL(43)  /* access poisonous data */
#define MCI_STATUS_SCRUB	BIT_ULL(40)  /* Error detected during scrub operation */

/*
 * McaX field if set indicates a given bank supports MCA extensions:
 *  - Deferred error interrupt type is specifiable by bank.
 *  - MCx_MISC0[BlkPtr] field indicates presence of extended MISC registers,
 *    But should not be used to determine MSR numbers.
 *  - TCC bit is present in MCx_STATUS.
 */
#define MCI_CONFIG_MCAX		0x1
#define MCI_IPID_MCATYPE	0xFFFF0000
#define MCI_IPID_HWID		0xFFF

/*
 * Note that the full MCACOD field of IA32_MCi_STATUS MSR is
 * bits 15:0.  But bit 12 is the 'F' bit, defined for corrected
 * errors to indicate that errors are being filtered by hardware.
 * We should mask out bit 12 when looking for specific signatures
 * of uncorrected errors - so the F bit is deliberately skipped
 * in this #define.
 */
#define MCACOD		  0xefff     /* MCA Error Code */

/* Architecturally defined codes from SDM Vol. 3B Chapter 15 */
#define MCACOD_SCRUB	0x00C0	/* 0xC0-0xCF Memory Scrubbing */
#define MCACOD_SCRUBMSK	0xeff0	/* Skip bit 12 ('F' bit) */
#define MCACOD_L3WB	0x017A	/* L3 Explicit Writeback */
#define MCACOD_DATA	0x0134	/* Data Load */
#define MCACOD_INSTR	0x0150	/* Instruction Fetch */

/* MCi_MISC register defines */
#define MCI_MISC_ADDR_LSB(m)	((m) & 0x3f)
#define MCI_MISC_ADDR_MODE(m)	(((m) >> 6) & 7)
#define  MCI_MISC_ADDR_SEGOFF	0	/* segment offset */
#define  MCI_MISC_ADDR_LINEAR	1	/* linear address */
#define  MCI_MISC_ADDR_PHYS	2	/* physical address */
#define  MCI_MISC_ADDR_MEM	3	/* memory address */
#define  MCI_MISC_ADDR_GENERIC	7	/* generic */

/* CTL2 register defines */
#define MCI_CTL2_CMCI_EN		BIT_ULL(30)
#define MCI_CTL2_CMCI_THRESHOLD_MASK	0x7fffULL

#define MCJ_CTX_MASK		3
#define MCJ_CTX(flags)		((flags) & MCJ_CTX_MASK)
#define MCJ_CTX_RANDOM		0    /* inject context: random */
#define MCJ_CTX_PROCESS		0x1  /* inject context: process */
#define MCJ_CTX_IRQ		0x2  /* inject context: IRQ */
#define MCJ_NMI_BROADCAST	0x4  /* do NMI broadcasting */
#define MCJ_EXCEPTION		0x8  /* raise as exception */
#define MCJ_IRQ_BROADCAST	0x10 /* do IRQ broadcasting */

#define MCE_OVERFLOW 0		/* bit 0 in flags means overflow */

#define MCE_LOG_MIN_LEN 32U
#define MCE_LOG_SIGNATURE	"MACHINECHECK"

/* AMD Scalable MCA */
#define MSR_AMD64_SMCA_MC0_CTL		0xc0002000
#define MSR_AMD64_SMCA_MC0_STATUS	0xc0002001
#define MSR_AMD64_SMCA_MC0_ADDR		0xc0002002
#define MSR_AMD64_SMCA_MC0_MISC0	0xc0002003
#define MSR_AMD64_SMCA_MC0_CONFIG	0xc0002004
#define MSR_AMD64_SMCA_MC0_IPID		0xc0002005
#define MSR_AMD64_SMCA_MC0_SYND		0xc0002006
#define MSR_AMD64_SMCA_MC0_DESTAT	0xc0002008
#define MSR_AMD64_SMCA_MC0_DEADDR	0xc0002009
#define MSR_AMD64_SMCA_MC0_MISC1	0xc000200a
#define MSR_AMD64_SMCA_MCx_CTL(x)	(MSR_AMD64_SMCA_MC0_CTL + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_STATUS(x)	(MSR_AMD64_SMCA_MC0_STATUS + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_ADDR(x)	(MSR_AMD64_SMCA_MC0_ADDR + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_MISC(x)	(MSR_AMD64_SMCA_MC0_MISC0 + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_CONFIG(x)	(MSR_AMD64_SMCA_MC0_CONFIG + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_IPID(x)	(MSR_AMD64_SMCA_MC0_IPID + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_SYND(x)	(MSR_AMD64_SMCA_MC0_SYND + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_DESTAT(x)	(MSR_AMD64_SMCA_MC0_DESTAT + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_DEADDR(x)	(MSR_AMD64_SMCA_MC0_DEADDR + 0x10*(x))
#define MSR_AMD64_SMCA_MCx_MISCy(x, y)	((MSR_AMD64_SMCA_MC0_MISC1 + y) + (0x10*(x)))

#define XEC(x, mask)			(((x) >> 16) & mask)

/* mce.kflags flag bits for logging etc. */
#define	MCE_HANDLED_CEC		BIT_ULL(0)
#define	MCE_HANDLED_UC		BIT_ULL(1)
#define	MCE_HANDLED_EXTLOG	BIT_ULL(2)
#define	MCE_HANDLED_NFIT	BIT_ULL(3)
#define	MCE_HANDLED_EDAC	BIT_ULL(4)
#define	MCE_HANDLED_MCELOG	BIT_ULL(5)

/*
 * Indicates an MCE which has happened in kernel space but from
 * which the kernel can recover simply by executing fixup_exception()
 * so that an error is returned to the caller of the function that
 * hit the machine check.
 */
#define MCE_IN_KERNEL_RECOV	BIT_ULL(6)

/*
 * Indicates an MCE that happened in kernel space while copying data
 * from user. In this case fixup_exception() gets the kernel to the
 * error exit for the copy function. Machine check handler can then
 * treat it like a fault taken in user mode.
 */
#define MCE_IN_KERNEL_COPYIN	BIT_ULL(7)

/*
 * This structure contains all data related to the MCE log.  Also
 * carries a signature to make it easier to find from external
 * debugging tools.  Each entry is only valid when its finished flag
 * is set.
 */
struct mce_log_buffer {
	char signature[12]; /* "MACHINECHECK" */
	unsigned len;	    /* = elements in .mce_entry[] */
	unsigned next;
	unsigned flags;
	unsigned recordlen;	/* length of struct mce */
	struct mce entry[];
};

/* Highest last */
enum mce_notifier_prios {
	MCE_PRIO_LOWEST,
	MCE_PRIO_MCELOG,
	MCE_PRIO_EDAC,
	MCE_PRIO_NFIT,
	MCE_PRIO_EXTLOG,
	MCE_PRIO_UC,
	MCE_PRIO_EARLY,
	MCE_PRIO_CEC,
	MCE_PRIO_HIGHEST = MCE_PRIO_CEC
};

struct notifier_block;
extern void mce_register_decode_chain(struct notifier_block *nb);
extern void mce_unregister_decode_chain(struct notifier_block *nb);

#include <linux/percpu.h>
#include <linux/atomic.h>

extern int mce_p5_enabled;

#ifdef CONFIG_ARCH_HAS_COPY_MC
extern void enable_copy_mc_fragile(void);
unsigned long __must_check copy_mc_fragile(void *dst, const void *src, unsigned cnt);
#else
static inline void enable_copy_mc_fragile(void)
{
}
#endif

struct cper_ia_proc_ctx;

#ifdef CONFIG_X86_MCE
int mcheck_init(void);
void mcheck_cpu_init(struct cpuinfo_x86 *c);
void mcheck_cpu_clear(struct cpuinfo_x86 *c);
void mcheck_vendor_init_severity(void);
int apei_smca_report_x86_error(struct cper_ia_proc_ctx *ctx_info,
			       u64 lapic_id);
#else
static inline int mcheck_init(void) { return 0; }
static inline void mcheck_cpu_init(struct cpuinfo_x86 *c) {}
static inline void mcheck_cpu_clear(struct cpuinfo_x86 *c) {}
static inline void mcheck_vendor_init_severity(void) {}
static inline int apei_smca_report_x86_error(struct cper_ia_proc_ctx *ctx_info,
					     u64 lapic_id) { return -EINVAL; }
#endif

#ifdef CONFIG_X86_ANCIENT_MCE
void intel_p5_mcheck_init(struct cpuinfo_x86 *c);
void winchip_mcheck_init(struct cpuinfo_x86 *c);
static inline void enable_p5_mce(void) { mce_p5_enabled = 1; }
#else
static inline void intel_p5_mcheck_init(struct cpuinfo_x86 *c) {}
static inline void winchip_mcheck_init(struct cpuinfo_x86 *c) {}
static inline void enable_p5_mce(void) {}
#endif

void mce_setup(struct mce *m);
void mce_log(struct mce *m);
DECLARE_PER_CPU(struct device *, mce_device);

/* Maximum number of MCA banks per CPU. */
#define MAX_NR_BANKS 64

#ifdef CONFIG_X86_MCE_INTEL
void mce_intel_feature_init(struct cpuinfo_x86 *c);
void mce_intel_feature_clear(struct cpuinfo_x86 *c);
void cmci_clear(void);
void cmci_reenable(void);
void cmci_rediscover(void);
void cmci_recheck(void);
#else
static inline void mce_intel_feature_init(struct cpuinfo_x86 *c) { }
static inline void mce_intel_feature_clear(struct cpuinfo_x86 *c) { }
static inline void cmci_clear(void) {}
static inline void cmci_reenable(void) {}
static inline void cmci_rediscover(void) {}
static inline void cmci_recheck(void) {}
#endif

int mce_available(struct cpuinfo_x86 *c);
bool mce_is_memory_error(struct mce *m);
bool mce_is_correctable(struct mce *m);
int mce_usable_address(struct mce *m);

DECLARE_PER_CPU(unsigned, mce_exception_count);
DECLARE_PER_CPU(unsigned, mce_poll_count);

typedef DECLARE_BITMAP(mce_banks_t, MAX_NR_BANKS);
DECLARE_PER_CPU(mce_banks_t, mce_poll_banks);

enum mcp_flags {
	MCP_TIMESTAMP	= BIT(0),	/* log time stamp */
	MCP_UC		= BIT(1),	/* log uncorrected errors */
	MCP_DONTLOG	= BIT(2),	/* only clear, don't log */
	MCP_QUEUE_LOG	= BIT(3),	/* only queue to genpool */
};
bool machine_check_poll(enum mcp_flags flags, mce_banks_t *b);

int mce_notify_irq(void);

DECLARE_PER_CPU(struct mce, injectm);

/* Disable CMCI/polling for MCA bank claimed by firmware */
extern void mce_disable_bank(int bank);

/*
 * Exception handler
 */
void do_machine_check(struct pt_regs *pt_regs);

/*
 * Threshold handler
 */
extern void (*mce_threshold_vector)(void);

/* Deferred error interrupt handler */
extern void (*deferred_error_int_vector)(void);

/*
 * Used by APEI to report memory error via /dev/mcelog
 */

struct cper_sec_mem_err;
extern void apei_mce_report_mem_error(int corrected,
				      struct cper_sec_mem_err *mem_err);

/*
 * Enumerate new IP types and HWID values in AMD processors which support
 * Scalable MCA.
 */
#ifdef CONFIG_X86_MCE_AMD

/* These may be used by multiple smca_hwid_mcatypes */
enum smca_bank_types {
	SMCA_LS = 0,	/* Load Store */
	SMCA_LS_V2,
	SMCA_IF,	/* Instruction Fetch */
	SMCA_L2_CACHE,	/* L2 Cache */
	SMCA_DE,	/* Decoder Unit */
	SMCA_RESERVED,	/* Reserved */
	SMCA_EX,	/* Execution Unit */
	SMCA_FP,	/* Floating Point */
	SMCA_L3_CACHE,	/* L3 Cache */
	SMCA_CS,	/* Coherent Slave */
	SMCA_CS_V2,
	SMCA_PIE,	/* Power, Interrupts, etc. */
	SMCA_UMC,	/* Unified Memory Controller */
	SMCA_UMC_V2,
	SMCA_PB,	/* Parameter Block */
	SMCA_PSP,	/* Platform Security Processor */
	SMCA_PSP_V2,
	SMCA_SMU,	/* System Management Unit */
	SMCA_SMU_V2,
	SMCA_MP5,	/* Microprocessor 5 Unit */
	SMCA_NBIO,	/* Northbridge IO Unit */
	SMCA_PCIE,	/* PCI Express Unit */
	SMCA_PCIE_V2,
	SMCA_XGMI_PCS,	/* xGMI PCS Unit */
	SMCA_XGMI_PHY,	/* xGMI PHY Unit */
	SMCA_WAFL_PHY,	/* WAFL PHY Unit */
	N_SMCA_BANK_TYPES
};

#define HWID_MCATYPE(hwid, mcatype) (((hwid) << 16) | (mcatype))

struct smca_hwid {
	unsigned int bank_type;	/* Use with smca_bank_types for easy indexing. */
	u32 hwid_mcatype;	/* (hwid,mcatype) tuple */
	u8 count;		/* Number of instances. */
};

struct smca_bank {
	struct smca_hwid *hwid;
	u32 id;			/* Value of MCA_IPID[InstanceId]. */
	u8 sysfs_id;		/* Value used for sysfs name. */
};

extern struct smca_bank smca_banks[MAX_NR_BANKS];

extern const char *smca_get_long_name(enum smca_bank_types t);
extern bool amd_mce_is_memory_error(struct mce *m);

extern int mce_threshold_create_device(unsigned int cpu);
extern int mce_threshold_remove_device(unsigned int cpu);

void mce_amd_feature_init(struct cpuinfo_x86 *c);
int umc_normaddr_to_sysaddr(u64 norm_addr, u16 nid, u8 umc, u64 *sys_addr);

#else

static inline int mce_threshold_create_device(unsigned int cpu)		{ return 0; };
static inline int mce_threshold_remove_device(unsigned int cpu)		{ return 0; };
static inline bool amd_mce_is_memory_error(struct mce *m)		{ return false; };
static inline void mce_amd_feature_init(struct cpuinfo_x86 *c)		{ }
static inline int
umc_normaddr_to_sysaddr(u64 norm_addr, u16 nid, u8 umc, u64 *sys_addr)	{ return -EINVAL; };
#endif

static inline void mce_hygon_feature_init(struct cpuinfo_x86 *c)	{ return mce_amd_feature_init(c); }
#endif /* _ASM_X86_MCE_H */

cmd: