/
usr
/
src
/
linux-headers-5.15.0-190
/
include
/
linux
/
mfd
/
/usr/src/linux-headers-5.15.0-190/include/linux/mfd
mkdir
upload
Name
Size
Mode
Actions
abx500/
-
0755
rm
arizona/
-
0755
rm
atc260x/
-
0755
rm
da9052/
-
0755
rm
da9055/
-
0755
rm
da9062/
-
0755
rm
da9063/
-
0755
rm
da9150/
-
0755
rm
madera/
-
0755
rm
mt6323/
-
0755
rm
mt6358/
-
0755
rm
mt6359/
-
0755
rm
mt6359p/
-
0755
rm
mt6397/
-
0755
rm
pcf50633/
-
0755
rm
samsung/
-
0755
rm
syscon/
-
0755
rm
wcd934x/
-
0755
rm
wm831x/
-
0755
rm
wm8350/
-
0755
rm
wm8994/
-
0755
rm
88pm80x.h
10080
0644
edit
dl
rm
88pm860x.h
13508
0644
edit
dl
rm
aat2870.h
4014
0644
edit
dl
rm
abx500.h
2401
0644
edit
dl
rm
ac100.h
6121
0644
edit
dl
rm
adp5520.h
8506
0644
edit
dl
rm
altera-a10sr.h
2955
0644
edit
dl
rm
altera-sysmgr.h
725
0644
edit
dl
rm
as3711.h
2808
0644
edit
dl
rm
as3722.h
14879
0644
edit
dl
rm
asic3.h
12368
0644
edit
dl
rm
atmel-hlcdc.h
2094
0644
edit
dl
rm
axp20x.h
17105
0644
edit
dl
rm
bcm590xx.h
618
0644
edit
dl
rm
bcm2835-pm.h
235
0644
edit
dl
rm
bd9571mwv.h
3537
0644
edit
dl
rm
core.h
4760
0644
edit
dl
rm
da8xx-cfgchip.h
7046
0644
edit
dl
rm
da903x.h
7218
0644
edit
dl
rm
davinci_voicecodec.h
2658
0644
edit
dl
rm
db8500-prcmu.h
21842
0644
edit
dl
rm
dbx500-prcmu.h
14268
0644
edit
dl
rm
dln2.h
3617
0644
edit
dl
rm
dm355evm_msp.h
2879
0644
edit
dl
rm
ds1wm.h
817
0644
edit
dl
rm
ezx-pcap.h
7932
0644
edit
dl
rm
gsc.h
1818
0644
edit
dl
rm
hi655x-pmic.h
1934
0644
edit
dl
rm
hi6421-pmic.h
1184
0644
edit
dl
rm
hi6421-spmi-pmic.h
519
0644
edit
dl
rm
htc-pasic3.h
1225
0644
edit
dl
rm
idt8a340_reg.h
30024
0644
edit
dl
rm
idt82p33_reg.h
2938
0644
edit
dl
rm
imx25-tsadc.h
4972
0644
edit
dl
rm
ingenic-tcu.h
1753
0644
edit
dl
rm
intel-m10-bmc.h
4907
0644
edit
dl
rm
intel_pmc_bxt.h
1542
0644
edit
dl
rm
intel_soc_pmic.h
1693
0644
edit
dl
rm
intel_soc_pmic_bxtwc.h
1641
0644
edit
dl
rm
intel_soc_pmic_mrfld.h
2288
0644
edit
dl
rm
ipaq-micro.h
3750
0644
edit
dl
rm
iqs62x.h
2797
0644
edit
dl
rm
janz.h
846
0644
edit
dl
rm
kempld.h
4122
0644
edit
dl
rm
khadas-mcu.h
3545
0644
edit
dl
rm
ljca.h
1043
0644
edit
dl
rm
lm3533.h
2440
0644
edit
dl
rm
lochnagar.h
1624
0644
edit
dl
rm
lochnagar1_regs.h
7896
0644
edit
dl
rm
lochnagar2_regs.h
15550
0644
edit
dl
rm
lp873x.h
8896
0644
edit
dl
rm
lp3943.h
2598
0644
edit
dl
rm
lp8788-isink.h
1069
0644
edit
dl
rm
lp8788.h
8424
0644
edit
dl
rm
lp87565.h
7588
0644
edit
dl
rm
lpc_ich.h
655
0644
edit
dl
rm
max8907.h
7555
0644
edit
dl
rm
max8925.h
7204
0644
edit
dl
rm
max8997-private.h
12057
0644
edit
dl
rm
max8997.h
5513
0644
edit
dl
rm
max8998-private.h
4450
0644
edit
dl
rm
max8998.h
2983
0644
edit
dl
rm
max14577-private.h
15776
0644
edit
dl
rm
max14577.h
2281
0644
edit
dl
rm
max77620.h
10967
0644
edit
dl
rm
max77650.h
1887
0644
edit
dl
rm
max77686-private.h
12850
0644
edit
dl
rm
max77686.h
2033
0644
edit
dl
rm
max77693-common.h
1088
0644
edit
dl
rm
max77693-private.h
17705
0644
edit
dl
rm
max77693.h
1619
0644
edit
dl
rm
max77843-private.h
15589
0644
edit
dl
rm
mc13xxx.h
7769
0644
edit
dl
rm
mc13783.h
2756
0644
edit
dl
rm
mc13892.h
792
0644
edit
dl
rm
mcp.h
1647
0644
edit
dl
rm
menelaus.h
1284
0644
edit
dl
rm
motorola-cpcap.h
12651
0644
edit
dl
rm
mp2629.h
422
0644
edit
dl
rm
mxs-lradc.h
5736
0644
edit
dl
rm
ntxec.h
907
0644
edit
dl
rm
palmas.h
152382
0644
edit
dl
rm
qcom_rpm.h
293
0644
edit
dl
rm
rave-sp.h
1448
0644
edit
dl
rm
rc5t583.h
9501
0644
edit
dl
rm
rdc321x.h
591
0644
edit
dl
rm
retu.h
723
0644
edit
dl
rm
rk808.h
19885
0644
edit
dl
rm
rn5t618.h
7840
0644
edit
dl
rm
rohm-bd718x7.h
9038
0644
edit
dl
rm
rohm-bd957x.h
4362
0644
edit
dl
rm
rohm-bd70528.h
11082
0644
edit
dl
rm
rohm-bd71815.h
15608
0644
edit
dl
rm
rohm-bd71828.h
13084
0644
edit
dl
rm
rohm-generic.h
2825
0644
edit
dl
rm
rohm-shared.h
631
0644
edit
dl
rm
rsmu.h
897
0644
edit
dl
rm
rt5033-private.h
7927
0644
edit
dl
rm
rt5033.h
1098
0644
edit
dl
rm
sc27xx-pmic.h
228
0644
edit
dl
rm
si476x-core.h
15192
0644
edit
dl
rm
si476x-platform.h
6189
0644
edit
dl
rm
si476x-reports.h
4596
0644
edit
dl
rm
sky81452.h
354
0644
edit
dl
rm
sta2x11-mfd.h
18565
0644
edit
dl
rm
stm32-lptimer.h
2102
0644
edit
dl
rm
stm32-timers.h
5948
0644
edit
dl
rm
stmfx.h
4051
0644
edit
dl
rm
stmpe.h
4083
0644
edit
dl
rm
stpmic1.h
5750
0644
edit
dl
rm
stw481x.h
1422
0644
edit
dl
rm
sun4i-gpadc.h
3564
0644
edit
dl
rm
syscon.h
1871
0644
edit
dl
rm
t7l66xb.h
622
0644
edit
dl
rm
tc3589x.h
4123
0644
edit
dl
rm
tc6387xb.h
516
0644
edit
dl
rm
tc6393xb.h
1402
0644
edit
dl
rm
ti-lmu-register.h
5666
0644
edit
dl
rm
ti-lmu.h
1857
0644
edit
dl
rm
ti_am335x_tscadc.h
6028
0644
edit
dl
rm
tmio.h
3894
0644
edit
dl
rm
tps6105x.h
3079
0644
edit
dl
rm
tps6507x.h
5055
0644
edit
dl
rm
tps6586x.h
2802
0644
edit
dl
rm
tps65010.h
6685
0644
edit
dl
rm
tps65086.h
3581
0644
edit
dl
rm
tps65090.h
3814
0644
edit
dl
rm
tps65217.h
8436
0644
edit
dl
rm
tps65218.h
8218
0644
edit
dl
rm
tps65910.h
30093
0644
edit
dl
rm
tps65912.h
10145
0644
edit
dl
rm
tps68470.h
3002
0644
edit
dl
rm
tps80031.h
20059
0644
edit
dl
rm
twl.h
25494
0644
edit
dl
rm
twl4030-audio.h
8129
0644
edit
dl
rm
twl6040.h
6716
0644
edit
dl
rm
ucb1x00.h
6559
0644
edit
dl
rm
viperboard.h
2802
0644
edit
dl
rm
wl1273-core.h
7887
0644
edit
dl
rm
wm97xx.h
369
0644
edit
dl
rm
wm8400-audio.h
70819
0644
edit
dl
rm
wm8400-private.h
58492
0644
edit
dl
rm
wm8400.h
561
0644
edit
dl
rm
Edit:
/usr/src/linux-headers-5.15.0-190/include/linux/mfd/ucb1x00.h
(6559B)
/* SPDX-License-Identifier: GPL-2.0-only */ /* * linux/include/mfd/ucb1x00.h * * Copyright (C) 2001 Russell King, All Rights Reserved. */ #ifndef UCB1200_H #define UCB1200_H #include <linux/device.h> #include <linux/mfd/mcp.h> #include <linux/gpio.h> #include <linux/mutex.h> #define UCB_IO_DATA 0x00 #define UCB_IO_DIR 0x01 #define UCB_IO_0 (1 << 0) #define UCB_IO_1 (1 << 1) #define UCB_IO_2 (1 << 2) #define UCB_IO_3 (1 << 3) #define UCB_IO_4 (1 << 4) #define UCB_IO_5 (1 << 5) #define UCB_IO_6 (1 << 6) #define UCB_IO_7 (1 << 7) #define UCB_IO_8 (1 << 8) #define UCB_IO_9 (1 << 9) #define UCB_IE_RIS 0x02 #define UCB_IE_FAL 0x03 #define UCB_IE_STATUS 0x04 #define UCB_IE_CLEAR 0x04 #define UCB_IE_ADC (1 << 11) #define UCB_IE_TSPX (1 << 12) #define UCB_IE_TSMX (1 << 13) #define UCB_IE_TCLIP (1 << 14) #define UCB_IE_ACLIP (1 << 15) #define UCB_IRQ_TSPX 12 #define UCB_TC_A 0x05 #define UCB_TC_A_LOOP (1 << 7) /* UCB1200 */ #define UCB_TC_A_AMPL (1 << 7) /* UCB1300 */ #define UCB_TC_B 0x06 #define UCB_TC_B_VOICE_ENA (1 << 3) #define UCB_TC_B_CLIP (1 << 4) #define UCB_TC_B_ATT (1 << 6) #define UCB_TC_B_SIDE_ENA (1 << 11) #define UCB_TC_B_MUTE (1 << 13) #define UCB_TC_B_IN_ENA (1 << 14) #define UCB_TC_B_OUT_ENA (1 << 15) #define UCB_AC_A 0x07 #define UCB_AC_B 0x08 #define UCB_AC_B_LOOP (1 << 8) #define UCB_AC_B_MUTE (1 << 13) #define UCB_AC_B_IN_ENA (1 << 14) #define UCB_AC_B_OUT_ENA (1 << 15) #define UCB_TS_CR 0x09 #define UCB_TS_CR_TSMX_POW (1 << 0) #define UCB_TS_CR_TSPX_POW (1 << 1) #define UCB_TS_CR_TSMY_POW (1 << 2) #define UCB_TS_CR_TSPY_POW (1 << 3) #define UCB_TS_CR_TSMX_GND (1 << 4) #define UCB_TS_CR_TSPX_GND (1 << 5) #define UCB_TS_CR_TSMY_GND (1 << 6) #define UCB_TS_CR_TSPY_GND (1 << 7) #define UCB_TS_CR_MODE_INT (0 << 8) #define UCB_TS_CR_MODE_PRES (1 << 8) #define UCB_TS_CR_MODE_POS (2 << 8) #define UCB_TS_CR_BIAS_ENA (1 << 11) #define UCB_TS_CR_TSPX_LOW (1 << 12) #define UCB_TS_CR_TSMX_LOW (1 << 13) #define UCB_ADC_CR 0x0a #define UCB_ADC_SYNC_ENA (1 << 0) #define UCB_ADC_VREFBYP_CON (1 << 1) #define UCB_ADC_INP_TSPX (0 << 2) #define UCB_ADC_INP_TSMX (1 << 2) #define UCB_ADC_INP_TSPY (2 << 2) #define UCB_ADC_INP_TSMY (3 << 2) #define UCB_ADC_INP_AD0 (4 << 2) #define UCB_ADC_INP_AD1 (5 << 2) #define UCB_ADC_INP_AD2 (6 << 2) #define UCB_ADC_INP_AD3 (7 << 2) #define UCB_ADC_EXT_REF (1 << 5) #define UCB_ADC_START (1 << 7) #define UCB_ADC_ENA (1 << 15) #define UCB_ADC_DATA 0x0b #define UCB_ADC_DAT_VAL (1 << 15) #define UCB_ADC_DAT(x) (((x) & 0x7fe0) >> 5) #define UCB_ID 0x0c #define UCB_ID_1200 0x1004 #define UCB_ID_1300 0x1005 #define UCB_ID_TC35143 0x9712 #define UCB_MODE 0x0d #define UCB_MODE_DYN_VFLAG_ENA (1 << 12) #define UCB_MODE_AUD_OFF_CAN (1 << 13) enum ucb1x00_reset { UCB_RST_PROBE, UCB_RST_RESUME, UCB_RST_SUSPEND, UCB_RST_REMOVE, UCB_RST_PROBE_FAIL, }; struct ucb1x00_plat_data { void (*reset)(enum ucb1x00_reset); unsigned irq_base; int gpio_base; unsigned can_wakeup; }; struct ucb1x00 { raw_spinlock_t irq_lock; struct mcp *mcp; unsigned int irq; int irq_base; struct mutex adc_mutex; spinlock_t io_lock; u16 id; u16 io_dir; u16 io_out; u16 adc_cr; u16 irq_fal_enbl; u16 irq_ris_enbl; u16 irq_mask; u16 irq_wake; struct device dev; struct list_head node; struct list_head devs; struct gpio_chip gpio; }; struct ucb1x00_driver; struct ucb1x00_dev { struct list_head dev_node; struct list_head drv_node; struct ucb1x00 *ucb; struct ucb1x00_driver *drv; void *priv; }; struct ucb1x00_driver { struct list_head node; struct list_head devs; int (*add)(struct ucb1x00_dev *dev); void (*remove)(struct ucb1x00_dev *dev); int (*suspend)(struct ucb1x00_dev *dev); int (*resume)(struct ucb1x00_dev *dev); }; #define classdev_to_ucb1x00(cd) container_of(cd, struct ucb1x00, dev) int ucb1x00_register_driver(struct ucb1x00_driver *); void ucb1x00_unregister_driver(struct ucb1x00_driver *); /** * ucb1x00_clkrate - return the UCB1x00 SIB clock rate * @ucb: UCB1x00 structure describing chip * * Return the SIB clock rate in Hz. */ static inline unsigned int ucb1x00_clkrate(struct ucb1x00 *ucb) { return mcp_get_sclk_rate(ucb->mcp); } /** * ucb1x00_enable - enable the UCB1x00 SIB clock * @ucb: UCB1x00 structure describing chip * * Enable the SIB clock. This can be called multiple times. */ static inline void ucb1x00_enable(struct ucb1x00 *ucb) { mcp_enable(ucb->mcp); } /** * ucb1x00_disable - disable the UCB1x00 SIB clock * @ucb: UCB1x00 structure describing chip * * Disable the SIB clock. The SIB clock will only be disabled * when the number of ucb1x00_enable calls match the number of * ucb1x00_disable calls. */ static inline void ucb1x00_disable(struct ucb1x00 *ucb) { mcp_disable(ucb->mcp); } /** * ucb1x00_reg_write - write a UCB1x00 register * @ucb: UCB1x00 structure describing chip * @reg: UCB1x00 4-bit register index to write * @val: UCB1x00 16-bit value to write * * Write the UCB1x00 register @reg with value @val. The SIB * clock must be running for this function to return. */ static inline void ucb1x00_reg_write(struct ucb1x00 *ucb, unsigned int reg, unsigned int val) { mcp_reg_write(ucb->mcp, reg, val); } /** * ucb1x00_reg_read - read a UCB1x00 register * @ucb: UCB1x00 structure describing chip * @reg: UCB1x00 4-bit register index to write * * Read the UCB1x00 register @reg and return its value. The SIB * clock must be running for this function to return. */ static inline unsigned int ucb1x00_reg_read(struct ucb1x00 *ucb, unsigned int reg) { return mcp_reg_read(ucb->mcp, reg); } /** * ucb1x00_set_audio_divisor - * @ucb: UCB1x00 structure describing chip * @div: SIB clock divisor */ static inline void ucb1x00_set_audio_divisor(struct ucb1x00 *ucb, unsigned int div) { mcp_set_audio_divisor(ucb->mcp, div); } /** * ucb1x00_set_telecom_divisor - * @ucb: UCB1x00 structure describing chip * @div: SIB clock divisor */ static inline void ucb1x00_set_telecom_divisor(struct ucb1x00 *ucb, unsigned int div) { mcp_set_telecom_divisor(ucb->mcp, div); } void ucb1x00_io_set_dir(struct ucb1x00 *ucb, unsigned int, unsigned int); void ucb1x00_io_write(struct ucb1x00 *ucb, unsigned int, unsigned int); unsigned int ucb1x00_io_read(struct ucb1x00 *ucb); #define UCB_NOSYNC (0) #define UCB_SYNC (1) unsigned int ucb1x00_adc_read(struct ucb1x00 *ucb, int adc_channel, int sync); void ucb1x00_adc_enable(struct ucb1x00 *ucb); void ucb1x00_adc_disable(struct ucb1x00 *ucb); #endif
Save
cmd:
run