/
usr
/
src
/
linux-headers-5.15.0-190
/
include
/
linux
/
/usr/src/linux-headers-5.15.0-190/include/linux
mkdir
upload
Name
Size
Mode
Actions
amba/
-
0755
rm
atomic/
-
0755
rm
avf/
-
0755
rm
bcma/
-
0755
rm
byteorder/
-
0755
rm
can/
-
0755
rm
ceph/
-
0755
rm
clk/
-
0755
rm
crush/
-
0755
rm
decompress/
-
0755
rm
device/
-
0755
rm
dma/
-
0755
rm
dsa/
-
0755
rm
extcon/
-
0755
rm
firmware/
-
0755
rm
fpga/
-
0755
rm
fsl/
-
0755
rm
gpio/
-
0755
rm
greybus/
-
0755
rm
hsi/
-
0755
rm
i3c/
-
0755
rm
iio/
-
0755
rm
input/
-
0755
rm
irqchip/
-
0755
rm
isdn/
-
0755
rm
lockd/
-
0755
rm
mailbox/
-
0755
rm
mdio/
-
0755
rm
mfd/
-
0755
rm
mlx4/
-
0755
rm
mlx5/
-
0755
rm
mmc/
-
0755
rm
mtd/
-
0755
rm
mux/
-
0755
rm
net/
-
0755
rm
netfilter/
-
0755
rm
netfilter_arp/
-
0755
rm
netfilter_bridge/
-
0755
rm
netfilter_ipv4/
-
0755
rm
netfilter_ipv6/
-
0755
rm
pcs/
-
0755
rm
perf/
-
0755
rm
phy/
-
0755
rm
pinctrl/
-
0755
rm
platform_data/
-
0755
rm
power/
-
0755
rm
qed/
-
0755
rm
raid/
-
0755
rm
regulator/
-
0755
rm
remoteproc/
-
0755
rm
reset/
-
0755
rm
rpmsg/
-
0755
rm
rtc/
-
0755
rm
sched/
-
0755
rm
soc/
-
0755
rm
soundwire/
-
0755
rm
spi/
-
0755
rm
ssb/
-
0755
rm
sunrpc/
-
0755
rm
surface_aggregator/
-
0755
rm
ulpi/
-
0755
rm
unaligned/
-
0755
rm
usb/
-
0755
rm
8250_pci.h
1038
0644
edit
dl
rm
a.out.h
354
0644
edit
dl
rm
acct.h
2551
0644
edit
dl
rm
acpi.h
40902
0644
edit
dl
rm
acpi_dma.h
3154
0644
edit
dl
rm
acpi_iort.h
2403
0644
edit
dl
rm
acpi_mdio.h
819
0644
edit
dl
rm
acpi_pmtmr.h
674
0644
edit
dl
rm
acpi_viot.h
478
0644
edit
dl
rm
adb.h
1832
0644
edit
dl
rm
adfs_fs.h
574
0644
edit
dl
rm
adreno-smmu-priv.h
2807
0644
edit
dl
rm
adxl.h
310
0644
edit
dl
rm
aer.h
1822
0644
edit
dl
rm
agpgart.h
3881
0644
edit
dl
rm
agp_backend.h
3534
0644
edit
dl
rm
ahci-remap.h
607
0644
edit
dl
rm
ahci_platform.h
1747
0644
edit
dl
rm
aio.h
651
0644
edit
dl
rm
alarmtimer.h
1990
0644
edit
dl
rm
alcor_pci.h
9043
0644
edit
dl
rm
align.h
552
0644
edit
dl
rm
altera_jtaguart.h
379
0644
edit
dl
rm
altera_uart.h
397
0644
edit
dl
rm
amd-iommu.h
6325
0644
edit
dl
rm
anon_inodes.h
670
0644
edit
dl
rm
apm-emulation.h
1599
0644
edit
dl
rm
apm_bios.h
2305
0644
edit
dl
rm
apple-gmux.h
918
0644
edit
dl
rm
apple_bl.h
498
0644
edit
dl
rm
arch_topology.h
2551
0644
edit
dl
rm
arm-cci.h
1390
0644
edit
dl
rm
arm-smccc.h
17382
0644
edit
dl
rm
armada-37xx-rwtm-mailbox.h
431
0644
edit
dl
rm
arm_ffa.h
7545
0644
edit
dl
rm
arm_sdei.h
2730
0644
edit
dl
rm
array_size.h
332
0644
edit
dl
rm
ascii85.h
555
0644
edit
dl
rm
asn1.h
1832
0644
edit
dl
rm
asn1_ber_bytecode.h
2576
0644
edit
dl
rm
asn1_decoder.h
468
0644
edit
dl
rm
asn1_encoder.h
1006
0644
edit
dl
rm
assoc_array.h
2949
0644
edit
dl
rm
assoc_array_priv.h
5423
0644
edit
dl
rm
async.h
4439
0644
edit
dl
rm
async_tx.h
6860
0644
edit
dl
rm
ata.h
33799
0644
edit
dl
rm
atalk.h
4586
0644
edit
dl
rm
ata_platform.h
749
0644
edit
dl
rm
ath9k_platform.h
1477
0644
edit
dl
rm
atm.h
287
0644
edit
dl
rm
atmdev.h
10477
0644
edit
dl
rm
atmel-isc-media.h
2115
0644
edit
dl
rm
atmel-mci.h
1429
0644
edit
dl
rm
atmel-ssc.h
9971
0644
edit
dl
rm
atmel_pdc.h
1295
0644
edit
dl
rm
atm_tcp.h
511
0644
edit
dl
rm
atomic.h
2644
0644
edit
dl
rm
attribute_container.h
2803
0644
edit
dl
rm
audit.h
19921
0644
edit
dl
rm
auto_dev-ioctl.h
296
0644
edit
dl
rm
auto_fs.h
278
0644
edit
dl
rm
auxiliary_bus.h
2539
0644
edit
dl
rm
auxvec.h
304
0644
edit
dl
rm
average.h
2481
0644
edit
dl
rm
backing-dev-defs.h
8753
0644
edit
dl
rm
backing-dev.h
12189
0644
edit
dl
rm
backlight.h
13447
0644
edit
dl
rm
badblocks.h
2188
0644
edit
dl
rm
balloon_compaction.h
5892
0644
edit
dl
rm
bcd.h
559
0644
edit
dl
rm
bch.h
2152
0644
edit
dl
rm
bcm47xx_nvram.h
1033
0644
edit
dl
rm
bcm47xx_sprom.h
616
0644
edit
dl
rm
bcm47xx_wdt.h
555
0644
edit
dl
rm
bcm963xx_nvram.h
3036
0644
edit
dl
rm
bcm963xx_tag.h
3685
0644
edit
dl
rm
binfmts.h
4683
0644
edit
dl
rm
bio.h
20108
0644
edit
dl
rm
bitfield.h
5460
0644
edit
dl
rm
bitmap.h
22664
0644
edit
dl
rm
bitops.h
8733
0644
edit
dl
rm
bitrev.h
2594
0644
edit
dl
rm
bits.h
1387
0644
edit
dl
rm
bit_spinlock.h
2360
0644
edit
dl
rm
blk-cgroup.h
22648
0644
edit
dl
rm
blk-crypto.h
4117
0644
edit
dl
rm
blk-mq-pci.h
269
0644
edit
dl
rm
blk-mq-rdma.h
273
0644
edit
dl
rm
blk-mq-virtio.h
293
0644
edit
dl
rm
blk-mq.h
19834
0644
edit
dl
rm
blk-pm.h
708
0644
edit
dl
rm
blkdev.h
58041
0644
edit
dl
rm
blkpg.h
436
0644
edit
dl
rm
blktrace_api.h
3858
0644
edit
dl
rm
blk_types.h
15669
0644
edit
dl
rm
blockgroup_lock.h
810
0644
edit
dl
rm
bma150.h
1286
0644
edit
dl
rm
bootconfig.h
8712
0644
edit
dl
rm
bootmem_info.h
1733
0644
edit
dl
rm
bottom_half.h
974
0644
edit
dl
rm
bpf-cgroup.h
18796
0644
edit
dl
rm
bpf-netns.h
1559
0644
edit
dl
rm
bpf.h
76212
0644
edit
dl
rm
bpfilter.h
791
0644
edit
dl
rm
bpfptr.h
2029
0644
edit
dl
rm
bpf_lirc.h
698
0644
edit
dl
rm
bpf_local_storage.h
5359
0644
edit
dl
rm
bpf_lsm.h
1456
0644
edit
dl
rm
bpf_trace.h
166
0644
edit
dl
rm
bpf_types.h
5536
0644
edit
dl
rm
bpf_verifier.h
20865
0644
edit
dl
rm
brcmphy.h
13994
0644
edit
dl
rm
bsearch.h
624
0644
edit
dl
rm
bsg-lib.h
1759
0644
edit
dl
rm
bsg.h
492
0644
edit
dl
rm
btf.h
7432
0644
edit
dl
rm
btf_ids.h
5463
0644
edit
dl
rm
btree-128.h
2737
0644
edit
dl
rm
btree-type.h
3991
0644
edit
dl
rm
btree.h
7000
0644
edit
dl
rm
btrfs.h
145
0644
edit
dl
rm
buffer_head.h
14814
0644
edit
dl
rm
bug.h
2220
0644
edit
dl
rm
build-salt.h
375
0644
edit
dl
rm
buildid.h
561
0644
edit
dl
rm
build_bug.h
2823
0644
edit
dl
rm
bvec.h
6319
0644
edit
dl
rm
c2port.h
1384
0644
edit
dl
rm
cache.h
2616
0644
edit
dl
rm
cacheinfo.h
3837
0644
edit
dl
rm
capability.h
8486
0644
edit
dl
rm
cb710.h
5490
0644
edit
dl
rm
cciss_ioctl.h
1053
0644
edit
dl
rm
ccp.h
18577
0644
edit
dl
rm
cc_platform.h
2378
0644
edit
dl
rm
cdev.h
845
0644
edit
dl
rm
cdrom.h
9268
0644
edit
dl
rm
cfag12864b.h
1509
0644
edit
dl
rm
cfi.h
1152
0644
edit
dl
rm
cgroup-defs.h
24815
0644
edit
dl
rm
cgroup.h
28840
0644
edit
dl
rm
cgroup_rdma.h
1206
0644
edit
dl
rm
cgroup_subsys.h
1259
0644
edit
dl
rm
circ_buf.h
1120
0644
edit
dl
rm
cleancache.h
3982
0644
edit
dl
rm
cleanup.h
4986
0644
edit
dl
rm
clk-provider.h
59330
0644
edit
dl
rm
clk.h
34418
0644
edit
dl
rm
clkdev.h
1322
0644
edit
dl
rm
clockchips.h
7445
0644
edit
dl
rm
clocksource.h
10227
0644
edit
dl
rm
clocksource_ids.h
247
0644
edit
dl
rm
cm4000_cs.h
199
0644
edit
dl
rm
cma.h
2004
0644
edit
dl
rm
cnt32_to_63.h
3545
0644
edit
dl
rm
cn_proc.h
1890
0644
edit
dl
rm
coda.h
2215
0644
edit
dl
rm
compaction.h
7319
0644
edit
dl
rm
compat.h
32122
0644
edit
dl
rm
compiler-clang.h
4150
0644
edit
dl
rm
compiler-gcc.h
5021
0644
edit
dl
rm
compiler-intel.h
949
0644
edit
dl
rm
compiler-version.h
517
0644
edit
dl
rm
compiler.h
8553
0644
edit
dl
rm
compiler_attributes.h
13557
0644
edit
dl
rm
compiler_types.h
11023
0644
edit
dl
rm
completion.h
4101
0644
edit
dl
rm
component.h
4163
0644
edit
dl
rm
configfs.h
8683
0644
edit
dl
rm
connector.h
3927
0644
edit
dl
rm
console.h
7758
0644
edit
dl
rm
consolemap.h
1076
0644
edit
dl
rm
console_struct.h
7253
0644
edit
dl
rm
const.h
421
0644
edit
dl
rm
container.h
610
0644
edit
dl
rm
context_tracking.h
3362
0644
edit
dl
rm
context_tracking_state.h
1616
0644
edit
dl
rm
cookie.h
1254
0644
edit
dl
rm
cordic.h
2132
0644
edit
dl
rm
coredump.h
1154
0644
edit
dl
rm
coresight-pmu.h
1355
0644
edit
dl
rm
coresight-stm.h
152
0644
edit
dl
rm
coresight.h
18449
0644
edit
dl
rm
counter.h
15318
0644
edit
dl
rm
count_zeros.h
1453
0644
edit
dl
rm
cper.h
16963
0644
edit
dl
rm
cpu.h
8485
0644
edit
dl
rm
cpufeature.h
1751
0644
edit
dl
rm
cpufreq.h
33539
0644
edit
dl
rm
cpuhotplug.h
16949
0644
edit
dl
rm
cpuidle.h
10516
0644
edit
dl
rm
cpuidle_haltpoll.h
312
0644
edit
dl
rm
cpumask.h
30089
0644
edit
dl
rm
cpuset.h
8351
0644
edit
dl
rm
cpu_cooling.h
1901
0644
edit
dl
rm
cpu_pm.h
2433
0644
edit
dl
rm
cpu_rmap.h
1721
0644
edit
dl
rm
crash_core.h
3465
0644
edit
dl
rm
crash_dump.h
4149
0644
edit
dl
rm
crc-ccitt.h
609
0644
edit
dl
rm
crc-itu-t.h
531
0644
edit
dl
rm
crc-t10dif.h
453
0644
edit
dl
rm
crc4.h
192
0644
edit
dl
rm
crc7.h
316
0644
edit
dl
rm
crc8.h
3747
0644
edit
dl
rm
crc16.h
540
0644
edit
dl
rm
crc32.h
2894
0644
edit
dl
rm
crc32c.h
331
0644
edit
dl
rm
crc32poly.h
610
0644
edit
dl
rm
crc64.h
280
0644
edit
dl
rm
cred.h
12804
0644
edit
dl
rm
crypto.h
27890
0644
edit
dl
rm
cs5535.h
6277
0644
edit
dl
rm
ctype.h
1912
0644
edit
dl
rm
cuda.h
613
0644
edit
dl
rm
damon.h
10601
0644
edit
dl
rm
dasd_mod.h
204
0644
edit
dl
rm
davinci_emac.h
1080
0644
edit
dl
rm
dax.h
6719
0644
edit
dl
rm
dca.h
1922
0644
edit
dl
rm
dcache.h
19076
0644
edit
dl
rm
dccp.h
10988
0644
edit
dl
rm
debugfs.h
12253
0644
edit
dl
rm
debugobjects.h
4085
0644
edit
dl
rm
debug_locks.h
1627
0644
edit
dl
rm
delay.h
2490
0644
edit
dl
rm
delayacct.h
5584
0644
edit
dl
rm
delayed_call.h
709
0644
edit
dl
rm
devcoredump.h
2266
0644
edit
dl
rm
devfreq-event.h
6095
0644
edit
dl
rm
devfreq.h
14370
0644
edit
dl
rm
devfreq_cooling.h
2763
0644
edit
dl
rm
device-mapper.h
19371
0644
edit
dl
rm
device.h
35226
0644
edit
dl
rm
device_cgroup.h
1609
0644
edit
dl
rm
devm-helpers.h
2740
0644
edit
dl
rm
devpts_fs.h
1156
0644
edit
dl
rm
dev_printk.h
9883
0644
edit
dl
rm
dfl.h
2435
0644
edit
dl
rm
digsig.h
1212
0644
edit
dl
rm
dim.h
9421
0644
edit
dl
rm
dio.h
11019
0644
edit
dl
rm
dirent.h
215
0644
edit
dl
rm
dlm.h
6005
0644
edit
dl
rm
dlm_plock.h
532
0644
edit
dl
rm
dm-bufio.h
4992
0644
edit
dl
rm
dm-dirty-log.h
4038
0644
edit
dl
rm
dm-io.h
1980
0644
edit
dl
rm
dm-kcopyd.h
3013
0644
edit
dl
rm
dm-region-hash.h
3182
0644
edit
dl
rm
dm9000.h
987
0644
edit
dl
rm
dma-buf-map.h
8318
0644
edit
dl
rm
dma-buf.h
20962
0644
edit
dl
rm
dma-direct.h
3681
0644
edit
dl
rm
dma-direction.h
407
0644
edit
dl
rm
dma-fence-array.h
2191
0644
edit
dl
rm
dma-fence-chain.h
3144
0644
edit
dl
rm
dma-fence.h
21357
0644
edit
dl
rm
dma-heap.h
1616
0644
edit
dl
rm
dma-iommu.h
2265
0644
edit
dl
rm
dma-map-ops.h
13197
0644
edit
dl
rm
dma-mapping.h
20596
0644
edit
dl
rm
dma-resv.h
12236
0644
edit
dl
rm
dmaengine.h
54851
0644
edit
dl
rm
dmapool.h
1832
0644
edit
dl
rm
dmar.h
7929
0644
edit
dl
rm
dmi.h
4512
0644
edit
dl
rm
dnotify.h
1044
0644
edit
dl
rm
dns_resolver.h
1390
0644
edit
dl
rm
dqblk_qtree.h
2238
0644
edit
dl
rm
dqblk_v1.h
327
0644
edit
dl
rm
dqblk_v2.h
406
0644
edit
dl
rm
drbd.h
10311
0644
edit
dl
rm
drbd_genl.h
22010
0644
edit
dl
rm
drbd_genl_api.h
1808
0644
edit
dl
rm
drbd_limits.h
8003
0644
edit
dl
rm
ds2782_battery.h
158
0644
edit
dl
rm
dtlk.h
3584
0644
edit
dl
rm
dtpm.h
1684
0644
edit
dl
rm
dw_apb_timer.h
1566
0644
edit
dl
rm
dynamic_debug.h
6471
0644
edit
dl
rm
dynamic_queue_limits.h
3812
0644
edit
dl
rm
earlycpio.h
359
0644
edit
dl
rm
ecryptfs.h
3915
0644
edit
dl
rm
edac.h
19924
0644
edit
dl
rm
edd.h
1077
0644
edit
dl
rm
eeprom_93cx6.h
2707
0644
edit
dl
rm
eeprom_93xx46.h
1062
0644
edit
dl
rm
efi-bgrt.h
644
0644
edit
dl
rm
efi.h
43038
0644
edit
dl
rm
efi_embedded_fw.h
1060
0644
edit
dl
rm
efs_vh.h
1585
0644
edit
dl
rm
eisa.h
3031
0644
edit
dl
rm
elevator.h
5653
0644
edit
dl
rm
elf-fdpic.h
2030
0644
edit
dl
rm
elf-randomize.h
583
0644
edit
dl
rm
elf.h
3030
0644
edit
dl
rm
elfcore-compat.h
1302
0644
edit
dl
rm
elfcore.h
4209
0644
edit
dl
rm
elfnote-lto.h
314
0644
edit
dl
rm
elfnote.h
3626
0644
edit
dl
rm
enclosure.h
4112
0644
edit
dl
rm
energy_model.h
8361
0644
edit
dl
rm
entry-common.h
17359
0644
edit
dl
rm
entry-kvm.h
2800
0644
edit
dl
rm
err.h
1527
0644
edit
dl
rm
errname.h
283
0644
edit
dl
rm
errno.h
1481
0644
edit
dl
rm
error-injection.h
607
0644
edit
dl
rm
errqueue.h
524
0644
edit
dl
rm
errseq.h
382
0644
edit
dl
rm
etherdevice.h
17607
0644
edit
dl
rm
ethtool.h
32505
0644
edit
dl
rm
ethtool_netlink.h
2029
0644
edit
dl
rm
eventfd.h
2336
0644
edit
dl
rm
eventpoll.h
2472
0644
edit
dl
rm
evm.h
3500
0644
edit
dl
rm
export.h
5394
0644
edit
dl
rm
exportfs.h
8421
0644
edit
dl
rm
ext2_fs.h
967
0644
edit
dl
rm
extable.h
1309
0644
edit
dl
rm
extcon-provider.h
3919
0644
edit
dl
rm
extcon.h
10399
0644
edit
dl
rm
f2fs_fs.h
19471
0644
edit
dl
rm
f75375s.h
541
0644
edit
dl
rm
falloc.h
1624
0644
edit
dl
rm
fanotify.h
4547
0644
edit
dl
rm
fault-inject-usercopy.h
496
0644
edit
dl
rm
fault-inject.h
1975
0644
edit
dl
rm
fb.h
28958
0644
edit
dl
rm
fbcon.h
2256
0644
edit
dl
rm
fcdevice.h
774
0644
edit
dl
rm
fcntl.h
1698
0644
edit
dl
rm
fd.h
490
0644
edit
dl
rm
fddidevice.h
833
0644
edit
dl
rm
fdtable.h
3571
0644
edit
dl
rm
fec.h
463
0644
edit
dl
rm
fiemap.h
713
0644
edit
dl
rm
file.h
3158
0644
edit
dl
rm
fileattr.h
1952
0644
edit
dl
rm
filter.h
43995
0644
edit
dl
rm
fips.h
303
0644
edit
dl
rm
firewire.h
13718
0644
edit
dl
rm
firmware-map.h
959
0644
edit
dl
rm
firmware.h
3348
0644
edit
dl
rm
fixp-arith.h
4290
0644
edit
dl
rm
flat.h
2629
0644
edit
dl
rm
flex_proportions.h
2881
0644
edit
dl
rm
font.h
1714
0644
edit
dl
rm
fortify-string.h
9329
0644
edit
dl
rm
freelist.h
3890
0644
edit
dl
rm
freezer.h
9193
0644
edit
dl
rm
frontswap.h
3118
0644
edit
dl
rm
fs.h
125506
0644
edit
dl
rm
fscache-cache.h
19025
0644
edit
dl
rm
fscache.h
30303
0644
edit
dl
rm
fscrypt.h
30622
0644
edit
dl
rm
fsi-occ.h
681
0644
edit
dl
rm
fsi-sbefifo.h
629
0644
edit
dl
rm
fsi.h
2318
0644
edit
dl
rm
fsl-diu-fb.h
3963
0644
edit
dl
rm
fsldma.h
202
0644
edit
dl
rm
fsl_devices.h
4261
0644
edit
dl
rm
fsl_hypervisor.h
2824
0644
edit
dl
rm
fsl_ifc.h
25063
0644
edit
dl
rm
fsnotify.h
10287
0644
edit
dl
rm
fsnotify_backend.h
30076
0644
edit
dl
rm
fsverity.h
6914
0644
edit
dl
rm
fs_context.h
8818
0644
edit
dl
rm
fs_enet_pd.h
3457
0644
edit
dl
rm
fs_parser.h
4543
0644
edit
dl
rm
fs_pin.h
539
0644
edit
dl
rm
fs_stack.h
811
0644
edit
dl
rm
fs_struct.h
1066
0644
edit
dl
rm
fs_types.h
2071
0644
edit
dl
rm
fs_uart_pd.h
1523
0644
edit
dl
rm
ftrace.h
35597
0644
edit
dl
rm
ftrace_irq.h
884
0644
edit
dl
rm
futex.h
2497
0644
edit
dl
rm
fwnode.h
7535
0644
edit
dl
rm
fwnode_mdio.h
858
0644
edit
dl
rm
gameport.h
5549
0644
edit
dl
rm
gcd.h
193
0644
edit
dl
rm
genalloc.h
7912
0644
edit
dl
rm
generic-radix-tree.h
6504
0644
edit
dl
rm
genetlink.h
589
0644
edit
dl
rm
genhd.h
9055
0644
edit
dl
rm
genl_magic_func.h
11809
0644
edit
dl
rm
genl_magic_struct.h
7793
0644
edit
dl
rm
getcpu.h
641
0644
edit
dl
rm
gfp.h
26892
0644
edit
dl
rm
glob.h
256
0644
edit
dl
rm
gnss.h
1601
0644
edit
dl
rm
goldfish.h
878
0644
edit
dl
rm
gpio-pxa.h
571
0644
edit
dl
rm
gpio.h
5423
0644
edit
dl
rm
gpio_keys.h
1782
0644
edit
dl
rm
greybus.h
4240
0644
edit
dl
rm
hardirq.h
3516
0644
edit
dl
rm
hash.h
3071
0644
edit
dl
rm
hashtable.h
6827
0644
edit
dl
rm
hdlc.h
3267
0644
edit
dl
rm
hdlcdrv.h
6468
0644
edit
dl
rm
hdmi.h
12705
0644
edit
dl
rm
hid-debug.h
1458
0644
edit
dl
rm
hid-roccat.h
484
0644
edit
dl
rm
hid-sensor-hub.h
9190
0644
edit
dl
rm
hid-sensor-ids.h
7617
0644
edit
dl
rm
hid.h
38923
0644
edit
dl
rm
hidden.h
966
0644
edit
dl
rm
hiddev.h
1458
0644
edit
dl
rm
hidraw.h
1146
0644
edit
dl
rm
highmem-internal.h
5239
0644
edit
dl
rm
highmem.h
9731
0644
edit
dl
rm
highuid.h
3194
0644
edit
dl
rm
hil.h
18857
0644
edit
dl
rm
hil_mlc.h
5248
0644
edit
dl
rm
hippidevice.h
1052
0644
edit
dl
rm
hmm.h
4168
0644
edit
dl
rm
host1x.h
10993
0644
edit
dl
rm
hpet.h
2615
0644
edit
dl
rm
hp_sdc.h
14352
0644
edit
dl
rm
hrtimer.h
16515
0644
edit
dl
rm
hrtimer_defs.h
660
0644
edit
dl
rm
htcpld.h
617
0644
edit
dl
rm
hugetlb.h
30606
0644
edit
dl
rm
hugetlb_cgroup.h
7241
0644
edit
dl
rm
hugetlb_inline.h
374
0644
edit
dl
rm
huge_mm.h
13593
0644
edit
dl
rm
hwmon-sysfs.h
2840
0644
edit
dl
rm
hwmon-vid.h
862
0644
edit
dl
rm
hwmon.h
15131
0644
edit
dl
rm
hwspinlock.h
16174
0644
edit
dl
rm
hw_breakpoint.h
4248
0644
edit
dl
rm
hw_random.h
2168
0644
edit
dl
rm
hyperv.h
50218
0644
edit
dl
rm
hypervisor.h
608
0644
edit
dl
rm
i2c-algo-bit.h
1436
0644
edit
dl
rm
i2c-algo-pca.h
2956
0644
edit
dl
rm
i2c-algo-pcf.h
1236
0644
edit
dl
rm
i2c-dev.h
371
0644
edit
dl
rm
i2c-mux.h
1667
0644
edit
dl
rm
i2c-smbus.h
1740
0644
edit
dl
rm
i2c.h
39526
0644
edit
dl
rm
i8042.h
2041
0644
edit
dl
rm
i8253.h
808
0644
edit
dl
rm
icmp.h
1029
0644
edit
dl
rm
icmpv6.h
2761
0644
edit
dl
rm
idle_inject.h
932
0644
edit
dl
rm
idr.h
9935
0644
edit
dl
rm
ieee80211.h
127132
0644
edit
dl
rm
ieee802154.h
11385
0644
edit
dl
rm
if_arp.h
1858
0644
edit
dl
rm
if_bridge.h
4919
0644
edit
dl
rm
if_eql.h
1100
0644
edit
dl
rm
if_ether.h
1295
0644
edit
dl
rm
if_fddi.h
3315
0644
edit
dl
rm
if_hsr.h
586
0644
edit
dl
rm
if_link.h
592
0644
edit
dl
rm
if_ltalk.h
188
0644
edit
dl
rm
if_macvlan.h
2757
0644
edit
dl
rm
if_phonet.h
319
0644
edit
dl
rm
if_pppol2tp.h
516
0644
edit
dl
rm
if_pppox.h
2913
0644
edit
dl
rm
if_rmnet.h
2084
0644
edit
dl
rm
if_tap.h
2266
0644
edit
dl
rm
if_team.h
8089
0644
edit
dl
rm
if_tun.h
1587
0644
edit
dl
rm
if_tunnel.h
409
0644
edit
dl
rm
if_vlan.h
21693
0644
edit
dl
rm
igmp.h
4413
0644
edit
dl
rm
ihex.h
2206
0644
edit
dl
rm
ima.h
5934
0644
edit
dl
rm
imx-media.h
605
0644
edit
dl
rm
in.h
2345
0644
edit
dl
rm
in6.h
1671
0644
edit
dl
rm
indirect_call_wrapper.h
2426
0644
edit
dl
rm
inet.h
2707
0644
edit
dl
rm
inetdevice.h
9085
0644
edit
dl
rm
inet_diag.h
2801
0644
edit
dl
rm
init.h
11663
0644
edit
dl
rm
initrd.h
1044
0644
edit
dl
rm
init_ohci1394_dma.h
196
0644
edit
dl
rm
init_syscalls.h
1037
0644
edit
dl
rm
init_task.h
1331
0644
edit
dl
rm
inotify.h
713
0644
edit
dl
rm
input.h
20362
0644
edit
dl
rm
instrumentation.h
1972
0644
edit
dl
rm
instrumented.h
3685
0644
edit
dl
rm
integrity.h
1179
0644
edit
dl
rm
intel-iommu.h
27934
0644
edit
dl
rm
intel-ish-client-if.h
4066
0644
edit
dl
rm
intel-svm.h
1581
0644
edit
dl
rm
intel_rapl.h
4239
0644
edit
dl
rm
intel_th.h
2501
0644
edit
dl
rm
interconnect-provider.h
5639
0644
edit
dl
rm
interconnect.h
2951
0644
edit
dl
rm
interrupt.h
25833
0644
edit
dl
rm
interval_tree.h
831
0644
edit
dl
rm
interval_tree_generic.h
6863
0644
edit
dl
rm
io-64-nonatomic-hi-lo.h
2468
0644
edit
dl
rm
io-64-nonatomic-lo-hi.h
2468
0644
edit
dl
rm
io-mapping.h
4757
0644
edit
dl
rm
io-pgtable.h
8857
0644
edit
dl
rm
io.h
5141
0644
edit
dl
rm
ioam6.h
226
0644
edit
dl
rm
ioam6_genl.h
266
0644
edit
dl
rm
ioam6_iptunnel.h
285
0644
edit
dl
rm
ioasid.h
2119
0644
edit
dl
rm
iocontext.h
4699
0644
edit
dl
rm
iomap.h
12198
0644
edit
dl
rm
iommu-helper.h
1146
0644
edit
dl
rm
iommu.h
34873
0644
edit
dl
rm
iopoll.h
7795
0644
edit
dl
rm
ioport.h
12577
0644
edit
dl
rm
ioprio.h
1772
0644
edit
dl
rm
iova.h
6342
0644
edit
dl
rm
io_uring.h
881
0644
edit
dl
rm
ip.h
1024
0644
edit
dl
rm
ipack.h
8900
0644
edit
dl
rm
ipc.h
613
0644
edit
dl
rm
ipc_namespace.h
5764
0644
edit
dl
rm
ipmi.h
11146
0644
edit
dl
rm
ipmi_smi.h
8169
0644
edit
dl
rm
ipv6.h
8912
0644
edit
dl
rm
ipv6_route.h
372
0644
edit
dl
rm
irq.h
42764
0644
edit
dl
rm
irqbypass.h
3535
0644
edit
dl
rm
irqchip.h
2387
0644
edit
dl
rm
irqdesc.h
7932
0644
edit
dl
rm
irqdomain.h
20727
0644
edit
dl
rm
irqflags.h
8100
0644
edit
dl
rm
irqhandler.h
300
0644
edit
dl
rm
irqnr.h
856
0644
edit
dl
rm
irqreturn.h
503
0644
edit
dl
rm
irq_poll.h
575
0644
edit
dl
rm
irq_sim.h
789
0644
edit
dl
rm
irq_work.h
1862
0644
edit
dl
rm
isa.h
2167
0644
edit
dl
rm
isapnp.h
2944
0644
edit
dl
rm
iscsi_boot_sysfs.h
3796
0644
edit
dl
rm
iscsi_ibft.h
847
0644
edit
dl
rm
iversion.h
12670
0644
edit
dl
rm
jbd2.h
52433
0644
edit
dl
rm
jhash.h
4673
0644
edit
dl
rm
jiffies.h
15430
0644
edit
dl
rm
journal-head.h
2984
0644
edit
dl
rm
joystick.h
437
0644
edit
dl
rm
jump_label.h
16436
0644
edit
dl
rm
jump_label_ratelimit.h
2841
0644
edit
dl
rm
jz4740-adc.h
1023
0644
edit
dl
rm
jz4780-nemc.h
976
0644
edit
dl
rm
kallsyms.h
4757
0644
edit
dl
rm
kasan-checks.h
1495
0644
edit
dl
rm
kasan-tags.h
487
0644
edit
dl
rm
kasan.h
13718
0644
edit
dl
rm
kbd_diacr.h
198
0644
edit
dl
rm
kbd_kern.h
3687
0644
edit
dl
rm
kbuild.h
380
0644
edit
dl
rm
kconfig.h
2691
0644
edit
dl
rm
kcore.h
891
0644
edit
dl
rm
kcov.h
2535
0644
edit
dl
rm
kcsan-checks.h
16245
0644
edit
dl
rm
kcsan.h
1930
0644
edit
dl
rm
kdb.h
7508
0644
edit
dl
rm
kdebug.h
487
0644
edit
dl
rm
kdev_t.h
1843
0644
edit
dl
rm
kernel-page-flags.h
528
0644
edit
dl
rm
kernel.h
17418
0644
edit
dl
rm
kernelcapi.h
1485
0644
edit
dl
rm
kernel_read_file.h
1676
0644
edit
dl
rm
kernel_stat.h
3045
0644
edit
dl
rm
kernfs.h
18684
0644
edit
dl
rm
kern_levels.h
1611
0644
edit
dl
rm
kexec.h
12742
0644
edit
dl
rm
key-type.h
6788
0644
edit
dl
rm
key.h
16128
0644
edit
dl
rm
keyboard.h
665
0644
edit
dl
rm
keyctl.h
1276
0644
edit
dl
rm
keyslot-manager.h
3868
0644
edit
dl
rm
kfence.h
8768
0644
edit
dl
rm
kfifo.h
26804
0644
edit
dl
rm
kgdb.h
12342
0644
edit
dl
rm
khugepaged.h
2810
0644
edit
dl
rm
klist.h
1922
0644
edit
dl
rm
kmemleak.h
3349
0644
edit
dl
rm
kmod.h
1045
0644
edit
dl
rm
kmsg_dump.h
2772
0644
edit
dl
rm
kobject.h
7883
0644
edit
dl
rm
kobject_ns.h
1943
0644
edit
dl
rm
kobj_map.h
545
0644
edit
dl
rm
kprobes.h
15074
0644
edit
dl
rm
kref.h
3155
0644
edit
dl
rm
ks0108.h
970
0644
edit
dl
rm
ks8842.h
632
0644
edit
dl
rm
ks8851_mll.h
472
0644
edit
dl
rm
ksm.h
2533
0644
edit
dl
rm
kstrtox.h
6751
0644
edit
dl
rm
kthread.h
7872
0644
edit
dl
rm
ktime.h
5512
0644
edit
dl
rm
kvm_dirty_ring.h
2794
0644
edit
dl
rm
kvm_host.h
60034
0644
edit
dl
rm
kvm_irqfd.h
2043
0644
edit
dl
rm
kvm_para.h
402
0644
edit
dl
rm
kvm_types.h
2222
0644
edit
dl
rm
l2tp.h
261
0644
edit
dl
rm
lantiq.h
365
0644
edit
dl
rm
lapb.h
1752
0644
edit
dl
rm
latencytop.h
1192
0644
edit
dl
rm
lcd.h
3867
0644
edit
dl
rm
lcm.h
275
0644
edit
dl
rm
led-class-flash.h
6900
0644
edit
dl
rm
led-class-multicolor.h
3338
0644
edit
dl
rm
led-lm3530.h
3786
0644
edit
dl
rm
leds-bd2802.h
476
0644
edit
dl
rm
leds-lp3944.h
950
0644
edit
dl
rm
leds-lp3952.h
2410
0644
edit
dl
rm
leds-pca9532.h
866
0644
edit
dl
rm
leds-regulator.h
1168
0644
edit
dl
rm
leds-ti-lmu-common.h
1149
0644
edit
dl
rm
leds.h
18492
0644
edit
dl
rm
libata.h
69046
0644
edit
dl
rm
libfdt.h
202
0644
edit
dl
rm
libfdt_env.h
491
0644
edit
dl
rm
libgcc.h
463
0644
edit
dl
rm
libnvdimm.h
10624
0644
edit
dl
rm
libps2.h
1931
0644
edit
dl
rm
license.h
418
0644
edit
dl
rm
limits.h
715
0644
edit
dl
rm
linear_range.h
1766
0644
edit
dl
rm
linkage.h
9826
0644
edit
dl
rm
linkmode.h
2559
0644
edit
dl
rm
linux_logo.h
1956
0644
edit
dl
rm
lis3lv02d.h
5125
0644
edit
dl
rm
list.h
31200
0644
edit
dl
rm
list_bl.h
4905
0644
edit
dl
rm
list_lru.h
7463
0644
edit
dl
rm
list_nulls.h
4322
0644
edit
dl
rm
list_sort.h
374
0644
edit
dl
rm
litex.h
2107
0644
edit
dl
rm
livepatch.h
8419
0644
edit
dl
rm
llc.h
749
0644
edit
dl
rm
llist.h
9280
0644
edit
dl
rm
local_lock.h
1362
0644
edit
dl
rm
local_lock_internal.h
3499
0644
edit
dl
rm
lockdep.h
22003
0644
edit
dl
rm
lockdep_types.h
5308
0644
edit
dl
rm
lockref.h
1541
0644
edit
dl
rm
log2.h
6366
0644
edit
dl
rm
logic_iomem.h
2124
0644
edit
dl
rm
logic_pio.h
3310
0644
edit
dl
rm
lp.h
2827
0644
edit
dl
rm
lru_cache.h
12111
0644
edit
dl
rm
lsm_audit.h
2873
0644
edit
dl
rm
lsm_hooks.h
76174
0644
edit
dl
rm
lsm_hook_defs.h
21511
0644
edit
dl
rm
lz4.h
27075
0644
edit
dl
rm
lzo.h
1980
0644
edit
dl
rm
mailbox_client.h
1754
0644
edit
dl
rm
mailbox_controller.h
5835
0644
edit
dl
rm
maple.h
2775
0644
edit
dl
rm
marvell_phy.h
1734
0644
edit
dl
rm
math.h
5185
0644
edit
dl
rm
math64.h
7656
0644
edit
dl
rm
mbcache.h
2208
0644
edit
dl
rm
mbus.h
3168
0644
edit
dl
rm
mc6821.h
1209
0644
edit
dl
rm
mc146818rtc.h
4800
0644
edit
dl
rm
mcb.h
3796
0644
edit
dl
rm
mdev.h
6081
0644
edit
dl
rm
mdio-bitbang.h
1338
0644
edit
dl
rm
mdio-gpio.h
177
0644
edit
dl
rm
mdio-mux.h
1021
0644
edit
dl
rm
mdio.h
12990
0644
edit
dl
rm
mei_cl_bus.h
3843
0644
edit
dl
rm
memblock.h
20353
0644
edit
dl
rm
memcontrol.h
44628
0644
edit
dl
rm
memfd.h
719
0644
edit
dl
rm
memory.h
6132
0644
edit
dl
rm
memory_hotplug.h
11689
0644
edit
dl
rm
mempolicy.h
7548
0644
edit
dl
rm
mempool.h
3430
0644
edit
dl
rm
memregion.h
417
0644
edit
dl
rm
memremap.h
5749
0644
edit
dl
rm
memstick.h
9832
0644
edit
dl
rm
mem_encrypt.h
885
0644
edit
dl
rm
mhi.h
26664
0644
edit
dl
rm
micrel_phy.h
1880
0644
edit
dl
rm
microchipphy.h
2710
0644
edit
dl
rm
migrate.h
5537
0644
edit
dl
rm
migrate_mode.h
758
0644
edit
dl
rm
mii.h
16726
0644
edit
dl
rm
mii_timestamper.h
3653
0644
edit
dl
rm
minmax.h
10242
0644
edit
dl
rm
min_heap.h
3377
0644
edit
dl
rm
miscdevice.h
3278
0644
edit
dl
rm
misc_cgroup.h
3021
0644
edit
dl
rm
mISDNdsp.h
1217
0644
edit
dl
rm
mISDNhw.h
5523
0644
edit
dl
rm
mISDNif.h
15250
0644
edit
dl
rm
mm.h
108227
0644
edit
dl
rm
mman.h
4053
0644
edit
dl
rm
mmap_lock.h
4353
0644
edit
dl
rm
mmdebug.h
2308
0644
edit
dl
rm
mmiotrace.h
3122
0644
edit
dl
rm
mmu_context.h
855
0644
edit
dl
rm
mmu_notifier.h
25229
0644
edit
dl
rm
mmzone.h
48530
0644
edit
dl
rm
mm_inline.h
2986
0644
edit
dl
rm
mm_types.h
25811
0644
edit
dl
rm
mm_types_task.h
2555
0644
edit
dl
rm
mnt_idmapping.h
7838
0644
edit
dl
rm
mnt_namespace.h
697
0644
edit
dl
rm
module.h
24615
0644
edit
dl
rm
moduleloader.h
3498
0644
edit
dl
rm
moduleparam.h
22778
0644
edit
dl
rm
module_signature.h
1250
0644
edit
dl
rm
mod_devicetable.h
24064
0644
edit
dl
rm
most.h
12491
0644
edit
dl
rm
mount.h
4023
0644
edit
dl
rm
moxtet.h
2421
0644
edit
dl
rm
mpage.h
737
0644
edit
dl
rm
mpi.h
8612
0644
edit
dl
rm
mpls.h
394
0644
edit
dl
rm
mpls_iptunnel.h
178
0644
edit
dl
rm
mroute.h
2004
0644
edit
dl
rm
mroute6.h
2466
0644
edit
dl
rm
mroute_base.h
12463
0644
edit
dl
rm
msdos_fs.h
273
0644
edit
dl
rm
msdos_partition.h
1655
0644
edit
dl
rm
msg.h
395
0644
edit
dl
rm
msi.h
15727
0644
edit
dl
rm
mtio.h
1317
0644
edit
dl
rm
mutex.h
7483
0644
edit
dl
rm
mv643xx.h
52271
0644
edit
dl
rm
mv643xx_eth.h
2001
0644
edit
dl
rm
mv643xx_i2c.h
335
0644
edit
dl
rm
mvebu-pmsu.h
520
0644
edit
dl
rm
mxm-wmi.h
399
0644
edit
dl
rm
namei.h
4683
0644
edit
dl
rm
nd.h
5685
0644
edit
dl
rm
ndctl.h
674
0644
edit
dl
rm
net.h
11749
0644
edit
dl
rm
netdevice.h
172781
0644
edit
dl
rm
netdev_features.h
11010
0644
edit
dl
rm
netfilter.h
13886
0644
edit
dl
rm
netfilter_bridge.h
2128
0644
edit
dl
rm
netfilter_defs.h
242
0644
edit
dl
rm
netfilter_ingress.h
1474
0644
edit
dl
rm
netfilter_ipv4.h
1077
0644
edit
dl
rm
netfilter_ipv6.h
5988
0644
edit
dl
rm
netfs.h
8125
0644
edit
dl
rm
netlink.h
8070
0644
edit
dl
rm
netpoll.h
2473
0644
edit
dl
rm
nfs.h
1502
0644
edit
dl
rm
nfs3.h
260
0644
edit
dl
rm
nfs4.h
19836
0644
edit
dl
rm
nfsacl.h
1435
0644
edit
dl
rm
nfs_common.h
402
0644
edit
dl
rm
nfs_fs.h
20879
0644
edit
dl
rm
nfs_fs_i.h
308
0644
edit
dl
rm
nfs_fs_sb.h
10495
0644
edit
dl
rm
nfs_iostat.h
4285
0644
edit
dl
rm
nfs_page.h
6964
0644
edit
dl
rm
nfs_ssc.h
2061
0644
edit
dl
rm
nfs_xdr.h
43272
0644
edit
dl
rm
nitro_enclaves.h
267
0644
edit
dl
rm
nl802154.h
3938
0644
edit
dl
rm
nls.h
3162
0644
edit
dl
rm
nmi.h
6926
0644
edit
dl
rm
node.h
4787
0644
edit
dl
rm
nodemask.h
17577
0644
edit
dl
rm
nospec.h
2290
0644
edit
dl
rm
notifier.h
8032
0644
edit
dl
rm
nsc_gpio.h
1459
0644
edit
dl
rm
nsproxy.h
3165
0644
edit
dl
rm
ns_common.h
283
0644
edit
dl
rm
ntb.h
53691
0644
edit
dl
rm
ntb_transport.h
3892
0644
edit
dl
rm
nubus.h
5675
0644
edit
dl
rm
numa.h
1278
0644
edit
dl
rm
nvme-fc-driver.h
46958
0644
edit
dl
rm
nvme-fc.h
9955
0644
edit
dl
rm
nvme-rdma.h
2085
0644
edit
dl
rm
nvme-tcp.h
4522
0644
edit
dl
rm
nvme.h
39235
0644
edit
dl
rm
nvmem-consumer.h
6942
0644
edit
dl
rm
nvmem-provider.h
4772
0644
edit
dl
rm
nvram.h
3550
0644
edit
dl
rm
objagg.h
1983
0644
edit
dl
rm
objtool.h
5368
0644
edit
dl
rm
of.h
44545
0644
edit
dl
rm
of_address.h
4270
0644
edit
dl
rm
of_clk.h
819
0644
edit
dl
rm
of_device.h
3035
0644
edit
dl
rm
of_dma.h
2353
0644
edit
dl
rm
of_fdt.h
3733
0644
edit
dl
rm
of_gpio.h
4170
0644
edit
dl
rm
of_graph.h
3636
0644
edit
dl
rm
of_iommu.h
505
0644
edit
dl
rm
of_irq.h
3843
0644
edit
dl
rm
of_mdio.h
3999
0644
edit
dl
rm
of_net.h
1009
0644
edit
dl
rm
of_pci.h
915
0644
edit
dl
rm
of_pdt.h
1163
0644
edit
dl
rm
of_platform.h
3974
0644
edit
dl
rm
of_reserved_mem.h
2298
0644
edit
dl
rm
oid_registry.h
5767
0644
edit
dl
rm
olpc-ec.h
2000
0644
edit
dl
rm
omap-dma.h
10021
0644
edit
dl
rm
omap-gpmc.h
2704
0644
edit
dl
rm
omap-iommu.h
880
0644
edit
dl
rm
omap-mailbox.h
689
0644
edit
dl
rm
omapfb.h
576
0644
edit
dl
rm
once.h
2865
0644
edit
dl
rm
once_lite.h
925
0644
edit
dl
rm
oom.h
3341
0644
edit
dl
rm
openvswitch.h
403
0644
edit
dl
rm
osq_lock.h
1066
0644
edit
dl
rm
overflow.h
8007
0644
edit
dl
rm
packing.h
1803
0644
edit
dl
rm
padata.h
6104
0644
edit
dl
rm
page-flags-layout.h
3287
0644
edit
dl
rm
page-flags.h
28673
0644
edit
dl
rm
page-isolation.h
1680
0644
edit
dl
rm
pageblock-flags.h
2363
0644
edit
dl
rm
pagemap.h
31234
0644
edit
dl
rm
pagevec.h
2090
0644
edit
dl
rm
pagewalk.h
4317
0644
edit
dl
rm
page_counter.h
2359
0644
edit
dl
rm
page_ext.h
1877
0644
edit
dl
rm
page_idle.h
2671
0644
edit
dl
rm
page_owner.h
2361
0644
edit
dl
rm
page_ref.h
5073
0644
edit
dl
rm
page_reporting.h
895
0644
edit
dl
rm
panic.h
2656
0644
edit
dl
rm
panic_notifier.h
296
0644
edit
dl
rm
parman.h
2934
0644
edit
dl
rm
parport.h
19544
0644
edit
dl
rm
parport_pc.h
6713
0644
edit
dl
rm
parser.h
1195
0644
edit
dl
rm
part_stat.h
2433
0644
edit
dl
rm
pata_arasan_cf_data.h
1250
0644
edit
dl
rm
patchkey.h
757
0644
edit
dl
rm
path.h
572
0644
edit
dl
rm
pch_dma.h
408
0644
edit
dl
rm
pci-acpi.h
3944
0644
edit
dl
rm
pci-ats.h
1802
0644
edit
dl
rm
pci-dma-compat.h
3749
0644
edit
dl
rm
pci-ecam.h
3280
0644
edit
dl
rm
pci-ep-cfs.h
956
0644
edit
dl
rm
pci-epc.h
9698
0644
edit
dl
rm
pci-epf.h
7227
0644
edit
dl
rm
pci-p2pdma.h
4049
0644
edit
dl
rm
pci.h
92851
0644
edit
dl
rm
pci_hotplug.h
4458
0644
edit
dl
rm
pci_ids.h
124141
0644
edit
dl
rm
pcs-lynx.h
425
0644
edit
dl
rm
pda_power.h
1005
0644
edit
dl
rm
pe.h
16554
0644
edit
dl
rm
percpu-defs.h
18558
0644
edit
dl
rm
percpu-refcount.h
11102
0644
edit
dl
rm
percpu-rwsem.h
4257
0644
edit
dl
rm
percpu.h
4850
0644
edit
dl
rm
percpu_counter.h
5609
0644
edit
dl
rm
perf_event.h
48365
0644
edit
dl
rm
perf_regs.h
1076
0644
edit
dl
rm
personality.h
393
0644
edit
dl
rm
pfn.h
666
0644
edit
dl
rm
pfn_t.h
3287
0644
edit
dl
rm
pgalloc.h
948
0644
edit
dl
rm
pgtable.h
45500
0644
edit
dl
rm
phonet.h
537
0644
edit
dl
rm
phy.h
59475
0644
edit
dl
rm
phylink.h
19939
0644
edit
dl
rm
phy_fixed.h
1814
0644
edit
dl
rm
phy_led_triggers.h
1035
0644
edit
dl
rm
pid.h
6521
0644
edit
dl
rm
pid_namespace.h
2133
0644
edit
dl
rm
pim.h
2737
0644
edit
dl
rm
pipe_fs_i.h
9433
0644
edit
dl
rm
pkeys.h
990
0644
edit
dl
rm
pktcdvd.h
6011
0644
edit
dl
rm
pl320-ipc.h
209
0644
edit
dl
rm
platform_device.h
13074
0644
edit
dl
rm
platform_profile.h
1150
0644
edit
dl
rm
pldmfw.h
4879
0644
edit
dl
rm
plist.h
8872
0644
edit
dl
rm
pm-trace.h
940
0644
edit
dl
rm
pm.h
35709
0644
edit
dl
rm
pmbus.h
2543
0644
edit
dl
rm
pmu.h
2502
0644
edit
dl
rm
pm_clock.h
2637
0644
edit
dl
rm
pm_domain.h
13501
0644
edit
dl
rm
pm_opp.h
15466
0644
edit
dl
rm
pm_qos.h
10663
0644
edit
dl
rm
pm_runtime.h
20165
0644
edit
dl
rm
pm_wakeirq.h
1518
0644
edit
dl
rm
pm_wakeup.h
6427
0644
edit
dl
rm
pnfs_osd_xdr.h
9490
0644
edit
dl
rm
pnp.h
15253
0644
edit
dl
rm
poison.h
2540
0644
edit
dl
rm
poll.h
4370
0644
edit
dl
rm
posix-clock.h
4808
0644
edit
dl
rm
posix-timers.h
7386
0644
edit
dl
rm
posix_acl.h
3347
0644
edit
dl
rm
posix_acl_xattr.h
1909
0644
edit
dl
rm
powercap.h
12263
0644
edit
dl
rm
power_supply.h
18227
0644
edit
dl
rm
ppp-comp.h
3023
0644
edit
dl
rm
ppp_channel.h
3064
0644
edit
dl
rm
ppp_defs.h
1147
0644
edit
dl
rm
pps_kernel.h
3010
0644
edit
dl
rm
pr.h
566
0644
edit
dl
rm
prandom.h
3458
0644
edit
dl
rm
preempt.h
15048
0644
edit
dl
rm
prefetch.h
1740
0644
edit
dl
rm
prime_numbers.h
1384
0644
edit
dl
rm
printk.h
22763
0644
edit
dl
rm
prmt.h
143
0644
edit
dl
rm
processor.h
1889
0644
edit
dl
rm
proc_fs.h
8811
0644
edit
dl
rm
proc_ns.h
2627
0644
edit
dl
rm
profile.h
2684
0644
edit
dl
rm
projid.h
2269
0644
edit
dl
rm
property.h
18069
0644
edit
dl
rm
pruss_driver.h
1297
0644
edit
dl
rm
psci.h
1559
0644
edit
dl
rm
pseudo_fs.h
355
0644
edit
dl
rm
psi.h
1596
0644
edit
dl
rm
psi_types.h
4416
0644
edit
dl
rm
psp-sev.h
18188
0644
edit
dl
rm
psp-tee.h
2716
0644
edit
dl
rm
pstore.h
7808
0644
edit
dl
rm
pstore_blk.h
1567
0644
edit
dl
rm
pstore_ram.h
3907
0644
edit
dl
rm
pstore_zone.h
2336
0644
edit
dl
rm
ptdump.h
567
0644
edit
dl
rm
pti.h
240
0644
edit
dl
rm
ptp_classify.h
4965
0644
edit
dl
rm
ptp_clock_kernel.h
12490
0644
edit
dl
rm
ptp_kvm.h
460
0644
edit
dl
rm
ptp_pch.h
623
0644
edit
dl
rm
ptrace.h
15001
0644
edit
dl
rm
ptr_ring.h
16679
0644
edit
dl
rm
purgatory.h
590
0644
edit
dl
rm
pvclock_gtod.h
548
0644
edit
dl
rm
pwm.h
16851
0644
edit
dl
rm
pwm_backlight.h
722
0644
edit
dl
rm
pxa2xx_ssp.h
11392
0644
edit
dl
rm
pxa168_eth.h
728
0644
edit
dl
rm
qcom-geni-se.h
14065
0644
edit
dl
rm
qcom_scm.h
3900
0644
edit
dl
rm
qnx6_fs.h
3349
0644
edit
dl
rm
quota.h
19217
0644
edit
dl
rm
quotaops.h
10296
0644
edit
dl
rm
radix-tree.h
16008
0644
edit
dl
rm
raid_class.h
2048
0644
edit
dl
rm
ramfs.h
746
0644
edit
dl
rm
random.h
4073
0644
edit
dl
rm
randomize_kstack.h
2522
0644
edit
dl
rm
range.h
775
0644
edit
dl
rm
ras.h
1044
0644
edit
dl
rm
ratelimit.h
1761
0644
edit
dl
rm
ratelimit_types.h
1357
0644
edit
dl
rm
rational.h
639
0644
edit
dl
rm
rbtree.h
9148
0644
edit
dl
rm
rbtree_augmented.h
9756
0644
edit
dl
rm
rbtree_latch.h
6819
0644
edit
dl
rm
rbtree_types.h
946
0644
edit
dl
rm
rculist.h
29242
0644
edit
dl
rm
rculist_bl.h
3374
0644
edit
dl
rm
rculist_nulls.h
8888
0644
edit
dl
rm
rcupdate.h
39620
0644
edit
dl
rm
rcupdate_trace.h
3158
0644
edit
dl
rm
rcupdate_wait.h
1769
0644
edit
dl
rm
rcutiny.h
3397
0644
edit
dl
rm
rcutree.h
2401
0644
edit
dl
rm
rcuwait.h
1884
0644
edit
dl
rm
rcu_node_tree.h
3818
0644
edit
dl
rm
rcu_segcblist.h
10273
0644
edit
dl
rm
rcu_sync.h
1494
0644
edit
dl
rm
reboot-mode.h
600
0644
edit
dl
rm
reboot.h
2235
0644
edit
dl
rm
reciprocal_div.h
3356
0644
edit
dl
rm
refcount.h
12305
0644
edit
dl
rm
regmap.h
65503
0644
edit
dl
rm
regset.h
11626
0644
edit
dl
rm
relay.h
8669
0644
edit
dl
rm
remoteproc.h
25360
0644
edit
dl
rm
resctrl.h
6651
0644
edit
dl
rm
reset-controller.h
3655
0644
edit
dl
rm
reset.h
30964
0644
edit
dl
rm
resource.h
339
0644
edit
dl
rm
resource_ext.h
2135
0644
edit
dl
rm
restart_block.h
1138
0644
edit
dl
rm
rfkill.h
10775
0644
edit
dl
rm
rhashtable-types.h
3536
0644
edit
dl
rm
rhashtable.h
38492
0644
edit
dl
rm
ring_buffer.h
7739
0644
edit
dl
rm
rio.h
19472
0644
edit
dl
rm
rio_drv.h
14660
0644
edit
dl
rm
rio_ids.h
1104
0644
edit
dl
rm
rio_regs.h
19524
0644
edit
dl
rm
rmap.h
9346
0644
edit
dl
rm
rmi.h
12330
0644
edit
dl
rm
rndis.h
17269
0644
edit
dl
rm
rodata_test.h
394
0644
edit
dl
rm
root_dev.h
619
0644
edit
dl
rm
rpmsg.h
8978
0644
edit
dl
rm
rslib.h
3753
0644
edit
dl
rm
rtc.h
8861
0644
edit
dl
rm
rtmutex.h
3037
0644
edit
dl
rm
rtnetlink.h
4562
0644
edit
dl
rm
rtsx_common.h
890
0644
edit
dl
rm
rtsx_pci.h
40774
0644
edit
dl
rm
rtsx_usb.h
15747
0644
edit
dl
rm
rwbase_rt.h
876
0644
edit
dl
rm
rwlock.h
4664
0644
edit
dl
rm
rwlock_api_smp.h
7829
0644
edit
dl
rm
rwlock_rt.h
3053
0644
edit
dl
rm
rwlock_types.h
1814
0644
edit
dl
rm
rwsem.h
7810
0644
edit
dl
rm
s3c_adc_battery.h
923
0644
edit
dl
rm
sbitmap.h
17306
0644
edit
dl
rm
scatterlist.h
17981
0644
edit
dl
rm
scc.h
2905
0644
edit
dl
rm
sched.h
66282
0644
edit
dl
rm
sched_clock.h
1472
0644
edit
dl
rm
scmi_protocol.h
26681
0644
edit
dl
rm
scpi_protocol.h
2729
0644
edit
dl
rm
screen_info.h
191
0644
edit
dl
rm
scs.h
1869
0644
edit
dl
rm
sctp.h
23431
0644
edit
dl
rm
scx200.h
1863
0644
edit
dl
rm
scx200_gpio.h
2438
0644
edit
dl
rm
sdb.h
4270
0644
edit
dl
rm
seccomp.h
3533
0644
edit
dl
rm
secretmem.h
1169
0644
edit
dl
rm
securebits.h
239
0644
edit
dl
rm
security.h
60366
0644
edit
dl
rm
sed-opal.h
1696
0644
edit
dl
rm
seg6.h
121
0644
edit
dl
rm
seg6_genl.h
136
0644
edit
dl
rm
seg6_hmac.h
136
0644
edit
dl
rm
seg6_iptunnel.h
148
0644
edit
dl
rm
seg6_local.h
100
0644
edit
dl
rm
selection.h
1854
0644
edit
dl
rm
sem.h
599
0644
edit
dl
rm
semaphore.h
1384
0644
edit
dl
rm
seqlock.h
40455
0644
edit
dl
rm
seqno-fence.h
3655
0644
edit
dl
rm
seq_buf.h
4030
0644
edit
dl
rm
seq_file.h
9220
0644
edit
dl
rm
seq_file_net.h
730
0644
edit
dl
rm
serdev.h
10051
0644
edit
dl
rm
serial.h
630
0644
edit
dl
rm
serial_8250.h
6728
0644
edit
dl
rm
serial_bcm63xx.h
4843
0644
edit
dl
rm
serial_core.h
20950
0644
edit
dl
rm
serial_max3100.h
1216
0644
edit
dl
rm
serial_s3c.h
9649
0644
edit
dl
rm
serial_sci.h
1635
0644
edit
dl
rm
serio.h
4383
0644
edit
dl
rm
set_memory.h
1698
0644
edit
dl
rm
sfp.h
16253
0644
edit
dl
rm
shdma-base.h
4370
0644
edit
dl
rm
shm.h
968
0644
edit
dl
rm
shmem_fs.h
5954
0644
edit
dl
rm
shrinker.h
3328
0644
edit
dl
rm
sh_clk.h
6098
0644
edit
dl
rm
sh_dma.h
3550
0644
edit
dl
rm
sh_eth.h
369
0644
edit
dl
rm
sh_intc.h
3679
0644
edit
dl
rm
sh_timer.h
172
0644
edit
dl
rm
signal.h
14083
0644
edit
dl
rm
signalfd.h
817
0644
edit
dl
rm
signal_types.h
1725
0644
edit
dl
rm
siox.h
2313
0644
edit
dl
rm
siphash.h
5725
0644
edit
dl
rm
sizes.h
1305
0644
edit
dl
rm
skbuff.h
141509
0644
edit
dl
rm
skb_array.h
5305
0644
edit
dl
rm
skmsg.h
13762
0644
edit
dl
rm
slab.h
24313
0644
edit
dl
rm
slab_def.h
3091
0644
edit
dl
rm
slimbus.h
7096
0644
edit
dl
rm
slub_def.h
6367
0644
edit
dl
rm
sm501-regs.h
11900
0644
edit
dl
rm
sm501.h
4114
0644
edit
dl
rm
smc91x.h
1604
0644
edit
dl
rm
smc911x.h
294
0644
edit
dl
rm
smp.h
7818
0644
edit
dl
rm
smpboot.h
1725
0644
edit
dl
rm
smp_types.h
1382
0644
edit
dl
rm
smsc911x.h
1670
0644
edit
dl
rm
smscphy.h
1283
0644
edit
dl
rm
socket.h
15460
0644
edit
dl
rm
sockptr.h
2414
0644
edit
dl
rm
sock_diag.h
2370
0644
edit
dl
rm
sonet.h
469
0644
edit
dl
rm
sony-laptop.h
1440
0644
edit
dl
rm
sonypi.h
1755
0644
edit
dl
rm
sort.h
346
0644
edit
dl
rm
sound.h
685
0644
edit
dl
rm
soundcard.h
1631
0644
edit
dl
rm
spinlock.h
15437
0644
edit
dl
rm
spinlock_api_smp.h
5605
0644
edit
dl
rm
spinlock_api_up.h
3394
0644
edit
dl
rm
spinlock_rt.h
4209
0644
edit
dl
rm
spinlock_types.h
1826
0644
edit
dl
rm
spinlock_types_raw.h
1726
0644
edit
dl
rm
spinlock_types_up.h
726
0644
edit
dl
rm
spinlock_up.h
2211
0644
edit
dl
rm
splice.h
3390
0644
edit
dl
rm
spmi.h
5725
0644
edit
dl
rm
sram.h
844
0644
edit
dl
rm
srcu.h
7243
0644
edit
dl
rm
srcutiny.h
2813
0644
edit
dl
rm
srcutree.h
4916
0644
edit
dl
rm
ssbi.h
726
0644
edit
dl
rm
stackdepot.h
686
0644
edit
dl
rm
stackleak.h
902
0644
edit
dl
rm
stackprotector.h
361
0644
edit
dl
rm
stacktrace.h
4066
0644
edit
dl
rm
start_kernel.h
415
0644
edit
dl
rm
stat.h
1366
0644
edit
dl
rm
statfs.h
1827
0644
edit
dl
rm
static_call.h
10500
0644
edit
dl
rm
static_call_types.h
2809
0644
edit
dl
rm
static_key.h
30
0644
edit
dl
rm
stdarg.h
313
0644
edit
dl
rm
stddef.h
3276
0644
edit
dl
rm
stm.h
4449
0644
edit
dl
rm
stmmac.h
7029
0644
edit
dl
rm
stmp3xxx_rtc_wdt.h
331
0644
edit
dl
rm
stmp_device.h
412
0644
edit
dl
rm
stop_machine.h
4517
0644
edit
dl
rm
string.h
10248
0644
edit
dl
rm
stringhash.h
2715
0644
edit
dl
rm
stringify.h
341
0644
edit
dl
rm
string_helpers.h
2758
0644
edit
dl
rm
sungem_phy.h
4031
0644
edit
dl
rm
sunserialcore.h
1102
0644
edit
dl
rm
sunxi-rsb.h
2956
0644
edit
dl
rm
superhyway.h
2878
0644
edit
dl
rm
surface_acpi_notify.h
1091
0644
edit
dl
rm
suspend.h
20496
0644
edit
dl
rm
svga.h
3837
0644
edit
dl
rm
sw842.h
328
0644
edit
dl
rm
swab.h
569
0644
edit
dl
rm
swait.h
9678
0644
edit
dl
rm
swap.h
23992
0644
edit
dl
rm
swapfile.h
556
0644
edit
dl
rm
swapops.h
10084
0644
edit
dl
rm
swap_cgroup.h
971
0644
edit
dl
rm
swap_slots.h
841
0644
edit
dl
rm
swiotlb.h
5490
0644
edit
dl
rm
switchtec.h
11158
0644
edit
dl
rm
sxgbe_platform.h
1261
0644
edit
dl
rm
synclink.h
989
0644
edit
dl
rm
sync_core.h
581
0644
edit
dl
rm
sync_file.h
1606
0644
edit
dl
rm
sys.h
960
0644
edit
dl
rm
syscalls.h
56893
0644
edit
dl
rm
syscall_user_dispatch.h
930
0644
edit
dl
rm
syscore_ops.h
633
0644
edit
dl
rm
sysctl.h
8800
0644
edit
dl
rm
sysfb.h
2739
0644
edit
dl
rm
sysfs.h
18060
0644
edit
dl
rm
syslog.h
1266
0644
edit
dl
rm
sysrq.h
2002
0644
edit
dl
rm
sysv_fs.h
9250
0644
edit
dl
rm
sys_soc.h
1294
0644
edit
dl
rm
t10-pi.h
1538
0644
edit
dl
rm
taskstats_kern.h
957
0644
edit
dl
rm
task_io_accounting.h
1159
0644
edit
dl
rm
task_io_accounting_ops.h
2610
0644
edit
dl
rm
task_work.h
934
0644
edit
dl
rm
tboot.h
3407
0644
edit
dl
rm
tc.h
3534
0644
edit
dl
rm
tca6416_keypad.h
683
0644
edit
dl
rm
tcp.h
17553
0644
edit
dl
rm
tee_drv.h
18791
0644
edit
dl
rm
textsearch.h
4867
0644
edit
dl
rm
textsearch_fsm.h
1214
0644
edit
dl
rm
tfrc.h
1722
0644
edit
dl
rm
thermal.h
15809
0644
edit
dl
rm
threads.h
1314
0644
edit
dl
rm
thread_info.h
7056
0644
edit
dl
rm
thunderbolt.h
21279
0644
edit
dl
rm
ti-emif-sram.h
5270
0644
edit
dl
rm
tick.h
10288
0644
edit
dl
rm
tifm.h
4770
0644
edit
dl
rm
timb_dma.h
1193
0644
edit
dl
rm
timb_gpio.h
717
0644
edit
dl
rm
time.h
3216
0644
edit
dl
rm
time32.h
1795
0644
edit
dl
rm
time64.h
4596
0644
edit
dl
rm
timecounter.h
4243
0644
edit
dl
rm
timekeeper_internal.h
5455
0644
edit
dl
rm
timekeeping.h
7789
0644
edit
dl
rm
timer.h
8090
0644
edit
dl
rm
timerfd.h
508
0644
edit
dl
rm
timeriomem-rng.h
432
0644
edit
dl
rm
timerqueue.h
1430
0644
edit
dl
rm
timex.h
6826
0644
edit
dl
rm
time_namespace.h
3907
0644
edit
dl
rm
ti_wilink_st.h
13781
0644
edit
dl
rm
tnum.h
3467
0644
edit
dl
rm
topology.h
5377
0644
edit
dl
rm
torture.h
4584
0644
edit
dl
rm
toshiba.h
460
0644
edit
dl
rm
tpm.h
11340
0644
edit
dl
rm
tpm_command.h
847
0644
edit
dl
rm
tpm_eventlog.h
6748
0644
edit
dl
rm
trace.h
2790
0644
edit
dl
rm
tracefs.h
1018
0644
edit
dl
rm
tracehook.h
8158
0644
edit
dl
rm
tracepoint-defs.h
2395
0644
edit
dl
rm
tracepoint.h
18432
0644
edit
dl
rm
trace_clock.h
667
0644
edit
dl
rm
trace_events.h
28342
0644
edit
dl
rm
trace_recursion.h
5618
0644
edit
dl
rm
trace_seq.h
4039
0644
edit
dl
rm
transport_class.h
2641
0644
edit
dl
rm
ts-nbus.h
532
0644
edit
dl
rm
tsacct_kern.h
1230
0644
edit
dl
rm
tty.h
14869
0644
edit
dl
rm
tty_buffer.h
1308
0644
edit
dl
rm
tty_driver.h
16062
0644
edit
dl
rm
tty_flip.h
1734
0644
edit
dl
rm
tty_ldisc.h
8665
0644
edit
dl
rm
tty_port.h
7413
0644
edit
dl
rm
typecheck.h
782
0644
edit
dl
rm
types.h
5813
0644
edit
dl
rm
u64_stats_sync.h
6563
0644
edit
dl
rm
uacce.h
3877
0644
edit
dl
rm
uaccess.h
13378
0644
edit
dl
rm
ucb1400.h
4221
0644
edit
dl
rm
ucs2_string.h
662
0644
edit
dl
rm
udp.h
5428
0644
edit
dl
rm
uidgid.h
4171
0644
edit
dl
rm
uio.h
9319
0644
edit
dl
rm
uio_driver.h
4822
0644
edit
dl
rm
umh.h
1837
0644
edit
dl
rm
unicode.h
1046
0644
edit
dl
rm
units.h
2654
0644
edit
dl
rm
uprobes.h
6196
0644
edit
dl
rm
usb.h
79954
0644
edit
dl
rm
usbdevice_fs.h
2234
0644
edit
dl
rm
usb_usual.h
3671
0644
edit
dl
rm
user-return-notifier.h
1205
0644
edit
dl
rm
user.h
22
0644
edit
dl
rm
userfaultfd_k.h
6590
0644
edit
dl
rm
usermode_driver.h
515
0644
edit
dl
rm
user_namespace.h
6179
0644
edit
dl
rm
util_macros.h
2548
0644
edit
dl
rm
uts.h
388
0644
edit
dl
rm
utsname.h
1827
0644
edit
dl
rm
uuid.h
2400
0644
edit
dl
rm
vbox_utils.h
1790
0644
edit
dl
rm
vdpa.h
14723
0644
edit
dl
rm
verification.h
1815
0644
edit
dl
rm
vermagic.h
1308
0644
edit
dl
rm
vexpress.h
297
0644
edit
dl
rm
vfio.h
8497
0644
edit
dl
rm
vfio_pci_core.h
8266
0644
edit
dl
rm
vfs.h
116
0644
edit
dl
rm
vgaarb.h
3972
0644
edit
dl
rm
vga_switcheroo.h
8828
0644
edit
dl
rm
vhost_iotlb.h
1369
0644
edit
dl
rm
via-core.h
6723
0644
edit
dl
rm
via-gpio.h
310
0644
edit
dl
rm
via.h
932
0644
edit
dl
rm
via_i2c.h
844
0644
edit
dl
rm
videodev2.h
2769
0644
edit
dl
rm
virtio.h
6857
0644
edit
dl
rm
virtio_byteorder.h
1491
0644
edit
dl
rm
virtio_caif.h
513
0644
edit
dl
rm
virtio_config.h
16643
0644
edit
dl
rm
virtio_console.h
1974
0644
edit
dl
rm
virtio_dma_buf.h
1147
0644
edit
dl
rm
virtio_net.h
6153
0644
edit
dl
rm
virtio_pci_modern.h
3331
0644
edit
dl
rm
virtio_ring.h
3020
0644
edit
dl
rm
virtio_vsock.h
4907
0644
edit
dl
rm
visorbus.h
12525
0644
edit
dl
rm
vlynq.h
3300
0644
edit
dl
rm
vmacache.h
722
0644
edit
dl
rm
vmalloc.h
8597
0644
edit
dl
rm
vme.h
5795
0644
edit
dl
rm
vmpressure.h
1724
0644
edit
dl
rm
vmstat.h
15140
0644
edit
dl
rm
vmw_vmci_api.h
2954
0644
edit
dl
rm
vmw_vmci_defs.h
30751
0644
edit
dl
rm
vm_event_item.h
3538
0644
edit
dl
rm
vringh.h
8830
0644
edit
dl
rm
vsc.h
1919
0644
edit
dl
rm
vt.h
611
0644
edit
dl
rm
vtime.h
4709
0644
edit
dl
rm
vt_buffer.h
1530
0644
edit
dl
rm
vt_kern.h
5433
0644
edit
dl
rm
w1-gpio.h
493
0644
edit
dl
rm
w1.h
9140
0644
edit
dl
rm
wait.h
43053
0644
edit
dl
rm
wait_bit.h
11468
0644
edit
dl
rm
watchdog.h
8409
0644
edit
dl
rm
watch_queue.h
3915
0644
edit
dl
rm
win_minmax.h
832
0644
edit
dl
rm
wireless.h
1607
0644
edit
dl
rm
wkup_m3_ipc.h
1795
0644
edit
dl
rm
wl12xx.h
810
0644
edit
dl
rm
wm97xx.h
10842
0644
edit
dl
rm
wmi.h
1598
0644
edit
dl
rm
workqueue.h
22977
0644
edit
dl
rm
writeback.h
13138
0644
edit
dl
rm
wwan.h
5255
0644
edit
dl
rm
ww_mutex.h
13426
0644
edit
dl
rm
xarray.h
57809
0644
edit
dl
rm
xattr.h
3977
0644
edit
dl
rm
xxhash.h
8473
0644
edit
dl
rm
xz.h
11427
0644
edit
dl
rm
yam.h
2230
0644
edit
dl
rm
z2_battery.h
299
0644
edit
dl
rm
zconf.h
1770
0644
edit
dl
rm
zlib.h
28785
0644
edit
dl
rm
zorro.h
3653
0644
edit
dl
rm
zpool.h
3318
0644
edit
dl
rm
zsmalloc.h
1668
0644
edit
dl
rm
zstd.h
49746
0644
edit
dl
rm
zutil.h
2793
0644
edit
dl
rm
Edit:
/usr/src/linux-headers-5.15.0-190/include/linux/rtsx_pci.h
(40774B)
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* Driver for Realtek PCI-Express card reader * * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved. * * Author: * Wei WANG <wei_wang@realsil.com.cn> */ #ifndef __RTSX_PCI_H #define __RTSX_PCI_H #include <linux/sched.h> #include <linux/pci.h> #include <linux/rtsx_common.h> #define MAX_RW_REG_CNT 1024 #define RTSX_HCBAR 0x00 #define RTSX_HCBCTLR 0x04 #define STOP_CMD (0x01 << 28) #define READ_REG_CMD 0 #define WRITE_REG_CMD 1 #define CHECK_REG_CMD 2 #define RTSX_HDBAR 0x08 #define RTSX_SG_INT 0x04 #define RTSX_SG_END 0x02 #define RTSX_SG_VALID 0x01 #define RTSX_SG_NO_OP 0x00 #define RTSX_SG_TRANS_DATA (0x02 << 4) #define RTSX_SG_LINK_DESC (0x03 << 4) #define RTSX_HDBCTLR 0x0C #define SDMA_MODE 0x00 #define ADMA_MODE (0x02 << 26) #define STOP_DMA (0x01 << 28) #define TRIG_DMA (0x01 << 31) #define RTSX_HAIMR 0x10 #define HAIMR_TRANS_START (0x01 << 31) #define HAIMR_READ 0x00 #define HAIMR_WRITE (0x01 << 30) #define HAIMR_READ_START (HAIMR_TRANS_START | HAIMR_READ) #define HAIMR_WRITE_START (HAIMR_TRANS_START | HAIMR_WRITE) #define HAIMR_TRANS_END (HAIMR_TRANS_START) #define RTSX_BIPR 0x14 #define CMD_DONE_INT (1 << 31) #define DATA_DONE_INT (1 << 30) #define TRANS_OK_INT (1 << 29) #define TRANS_FAIL_INT (1 << 28) #define XD_INT (1 << 27) #define MS_INT (1 << 26) #define SD_INT (1 << 25) #define GPIO0_INT (1 << 24) #define OC_INT (1 << 23) #define SD_WRITE_PROTECT (1 << 19) #define XD_EXIST (1 << 18) #define MS_EXIST (1 << 17) #define SD_EXIST (1 << 16) #define DELINK_INT GPIO0_INT #define MS_OC_INT (1 << 23) #define SD_OC_INT (1 << 22) #define CARD_INT (XD_INT | MS_INT | SD_INT) #define NEED_COMPLETE_INT (DATA_DONE_INT | TRANS_OK_INT | TRANS_FAIL_INT) #define RTSX_INT (CMD_DONE_INT | NEED_COMPLETE_INT | \ CARD_INT | GPIO0_INT | OC_INT) #define CARD_EXIST (XD_EXIST | MS_EXIST | SD_EXIST) #define RTSX_BIER 0x18 #define CMD_DONE_INT_EN (1 << 31) #define DATA_DONE_INT_EN (1 << 30) #define TRANS_OK_INT_EN (1 << 29) #define TRANS_FAIL_INT_EN (1 << 28) #define XD_INT_EN (1 << 27) #define MS_INT_EN (1 << 26) #define SD_INT_EN (1 << 25) #define GPIO0_INT_EN (1 << 24) #define OC_INT_EN (1 << 23) #define DELINK_INT_EN GPIO0_INT_EN #define MS_OC_INT_EN (1 << 23) #define SD_OC_INT_EN (1 << 22) #define RTSX_DUM_REG 0x1C /* * macros for easy use */ #define rtsx_pci_writel(pcr, reg, value) \ iowrite32(value, (pcr)->remap_addr + reg) #define rtsx_pci_readl(pcr, reg) \ ioread32((pcr)->remap_addr + reg) #define rtsx_pci_writew(pcr, reg, value) \ iowrite16(value, (pcr)->remap_addr + reg) #define rtsx_pci_readw(pcr, reg) \ ioread16((pcr)->remap_addr + reg) #define rtsx_pci_writeb(pcr, reg, value) \ iowrite8(value, (pcr)->remap_addr + reg) #define rtsx_pci_readb(pcr, reg) \ ioread8((pcr)->remap_addr + reg) #define STATE_TRANS_NONE 0 #define STATE_TRANS_CMD 1 #define STATE_TRANS_BUF 2 #define STATE_TRANS_SG 3 #define TRANS_NOT_READY 0 #define TRANS_RESULT_OK 1 #define TRANS_RESULT_FAIL 2 #define TRANS_NO_DEVICE 3 #define RTSX_RESV_BUF_LEN 4096 #define HOST_CMDS_BUF_LEN 1024 #define HOST_SG_TBL_BUF_LEN (RTSX_RESV_BUF_LEN - HOST_CMDS_BUF_LEN) #define HOST_SG_TBL_ITEMS (HOST_SG_TBL_BUF_LEN / 8) #define MAX_SG_ITEM_LEN 0x80000 #define HOST_TO_DEVICE 0 #define DEVICE_TO_HOST 1 #define OUTPUT_3V3 0 #define OUTPUT_1V8 1 #define RTSX_PHASE_MAX 32 #define RX_TUNING_CNT 3 #define MS_CFG 0xFD40 #define SAMPLE_TIME_RISING 0x00 #define SAMPLE_TIME_FALLING 0x80 #define PUSH_TIME_DEFAULT 0x00 #define PUSH_TIME_ODD 0x40 #define NO_EXTEND_TOGGLE 0x00 #define EXTEND_TOGGLE_CHK 0x20 #define MS_BUS_WIDTH_1 0x00 #define MS_BUS_WIDTH_4 0x10 #define MS_BUS_WIDTH_8 0x18 #define MS_2K_SECTOR_MODE 0x04 #define MS_512_SECTOR_MODE 0x00 #define MS_TOGGLE_TIMEOUT_EN 0x00 #define MS_TOGGLE_TIMEOUT_DISEN 0x01 #define MS_NO_CHECK_INT 0x02 #define MS_TPC 0xFD41 #define MS_TRANS_CFG 0xFD42 #define WAIT_INT 0x80 #define NO_WAIT_INT 0x00 #define NO_AUTO_READ_INT_REG 0x00 #define AUTO_READ_INT_REG 0x40 #define MS_CRC16_ERR 0x20 #define MS_RDY_TIMEOUT 0x10 #define MS_INT_CMDNK 0x08 #define MS_INT_BREQ 0x04 #define MS_INT_ERR 0x02 #define MS_INT_CED 0x01 #define MS_TRANSFER 0xFD43 #define MS_TRANSFER_START 0x80 #define MS_TRANSFER_END 0x40 #define MS_TRANSFER_ERR 0x20 #define MS_BS_STATE 0x10 #define MS_TM_READ_BYTES 0x00 #define MS_TM_NORMAL_READ 0x01 #define MS_TM_WRITE_BYTES 0x04 #define MS_TM_NORMAL_WRITE 0x05 #define MS_TM_AUTO_READ 0x08 #define MS_TM_AUTO_WRITE 0x0C #define MS_INT_REG 0xFD44 #define MS_BYTE_CNT 0xFD45 #define MS_SECTOR_CNT_L 0xFD46 #define MS_SECTOR_CNT_H 0xFD47 #define MS_DBUS_H 0xFD48 #define SD_CFG1 0xFDA0 #define SD_CLK_DIVIDE_0 0x00 #define SD_CLK_DIVIDE_256 0xC0 #define SD_CLK_DIVIDE_128 0x80 #define SD_BUS_WIDTH_1BIT 0x00 #define SD_BUS_WIDTH_4BIT 0x01 #define SD_BUS_WIDTH_8BIT 0x02 #define SD_ASYNC_FIFO_NOT_RST 0x10 #define SD_20_MODE 0x00 #define SD_DDR_MODE 0x04 #define SD_30_MODE 0x08 #define SD_CLK_DIVIDE_MASK 0xC0 #define SD_MODE_SELECT_MASK 0x0C #define SD_CFG2 0xFDA1 #define SD_CALCULATE_CRC7 0x00 #define SD_NO_CALCULATE_CRC7 0x80 #define SD_CHECK_CRC16 0x00 #define SD_NO_CHECK_CRC16 0x40 #define SD_NO_CHECK_WAIT_CRC_TO 0x20 #define SD_WAIT_BUSY_END 0x08 #define SD_NO_WAIT_BUSY_END 0x00 #define SD_CHECK_CRC7 0x00 #define SD_NO_CHECK_CRC7 0x04 #define SD_RSP_LEN_0 0x00 #define SD_RSP_LEN_6 0x01 #define SD_RSP_LEN_17 0x02 #define SD_RSP_TYPE_R0 0x04 #define SD_RSP_TYPE_R1 0x01 #define SD_RSP_TYPE_R1b 0x09 #define SD_RSP_TYPE_R2 0x02 #define SD_RSP_TYPE_R3 0x05 #define SD_RSP_TYPE_R4 0x05 #define SD_RSP_TYPE_R5 0x01 #define SD_RSP_TYPE_R6 0x01 #define SD_RSP_TYPE_R7 0x01 #define SD_CFG3 0xFDA2 #define SD30_CLK_END_EN 0x10 #define SD_RSP_80CLK_TIMEOUT_EN 0x01 #define SD_STAT1 0xFDA3 #define SD_CRC7_ERR 0x80 #define SD_CRC16_ERR 0x40 #define SD_CRC_WRITE_ERR 0x20 #define SD_CRC_WRITE_ERR_MASK 0x1C #define GET_CRC_TIME_OUT 0x02 #define SD_TUNING_COMPARE_ERR 0x01 #define SD_STAT2 0xFDA4 #define SD_RSP_80CLK_TIMEOUT 0x01 #define SD_BUS_STAT 0xFDA5 #define SD_CLK_TOGGLE_EN 0x80 #define SD_CLK_FORCE_STOP 0x40 #define SD_DAT3_STATUS 0x10 #define SD_DAT2_STATUS 0x08 #define SD_DAT1_STATUS 0x04 #define SD_DAT0_STATUS 0x02 #define SD_CMD_STATUS 0x01 #define SD_PAD_CTL 0xFDA6 #define SD_IO_USING_1V8 0x80 #define SD_IO_USING_3V3 0x7F #define TYPE_A_DRIVING 0x00 #define TYPE_B_DRIVING 0x01 #define TYPE_C_DRIVING 0x02 #define TYPE_D_DRIVING 0x03 #define SD_SAMPLE_POINT_CTL 0xFDA7 #define DDR_FIX_RX_DAT 0x00 #define DDR_VAR_RX_DAT 0x80 #define DDR_FIX_RX_DAT_EDGE 0x00 #define DDR_FIX_RX_DAT_14_DELAY 0x40 #define DDR_FIX_RX_CMD 0x00 #define DDR_VAR_RX_CMD 0x20 #define DDR_FIX_RX_CMD_POS_EDGE 0x00 #define DDR_FIX_RX_CMD_14_DELAY 0x10 #define SD20_RX_POS_EDGE 0x00 #define SD20_RX_14_DELAY 0x08 #define SD20_RX_SEL_MASK 0x08 #define SD_PUSH_POINT_CTL 0xFDA8 #define DDR_FIX_TX_CMD_DAT 0x00 #define DDR_VAR_TX_CMD_DAT 0x80 #define DDR_FIX_TX_DAT_14_TSU 0x00 #define DDR_FIX_TX_DAT_12_TSU 0x40 #define DDR_FIX_TX_CMD_NEG_EDGE 0x00 #define DDR_FIX_TX_CMD_14_AHEAD 0x20 #define SD20_TX_NEG_EDGE 0x00 #define SD20_TX_14_AHEAD 0x10 #define SD20_TX_SEL_MASK 0x10 #define DDR_VAR_SDCLK_POL_SWAP 0x01 #define SD_CMD0 0xFDA9 #define SD_CMD_START 0x40 #define SD_CMD1 0xFDAA #define SD_CMD2 0xFDAB #define SD_CMD3 0xFDAC #define SD_CMD4 0xFDAD #define SD_CMD5 0xFDAE #define SD_BYTE_CNT_L 0xFDAF #define SD_BYTE_CNT_H 0xFDB0 #define SD_BLOCK_CNT_L 0xFDB1 #define SD_BLOCK_CNT_H 0xFDB2 #define SD_TRANSFER 0xFDB3 #define SD_TRANSFER_START 0x80 #define SD_TRANSFER_END 0x40 #define SD_STAT_IDLE 0x20 #define SD_TRANSFER_ERR 0x10 #define SD_TM_NORMAL_WRITE 0x00 #define SD_TM_AUTO_WRITE_3 0x01 #define SD_TM_AUTO_WRITE_4 0x02 #define SD_TM_AUTO_READ_3 0x05 #define SD_TM_AUTO_READ_4 0x06 #define SD_TM_CMD_RSP 0x08 #define SD_TM_AUTO_WRITE_1 0x09 #define SD_TM_AUTO_WRITE_2 0x0A #define SD_TM_NORMAL_READ 0x0C #define SD_TM_AUTO_READ_1 0x0D #define SD_TM_AUTO_READ_2 0x0E #define SD_TM_AUTO_TUNING 0x0F #define SD_CMD_STATE 0xFDB5 #define SD_CMD_IDLE 0x80 #define SD_DATA_STATE 0xFDB6 #define SD_DATA_IDLE 0x80 #define REG_SD_STOP_SDCLK_CFG 0xFDB8 #define SD30_CLK_STOP_CFG_EN 0x04 #define SD30_CLK_STOP_CFG1 0x02 #define SD30_CLK_STOP_CFG0 0x01 #define REG_PRE_RW_MODE 0xFD70 #define EN_INFINITE_MODE 0x01 #define REG_CRC_DUMMY_0 0xFD71 #define CFG_SD_POW_AUTO_PD (1<<0) #define SRCTL 0xFC13 #define DCM_DRP_CTL 0xFC23 #define DCM_RESET 0x08 #define DCM_LOCKED 0x04 #define DCM_208M 0x00 #define DCM_TX 0x01 #define DCM_RX 0x02 #define DCM_DRP_TRIG 0xFC24 #define DRP_START 0x80 #define DRP_DONE 0x40 #define DCM_DRP_CFG 0xFC25 #define DRP_WRITE 0x80 #define DRP_READ 0x00 #define DCM_WRITE_ADDRESS_50 0x50 #define DCM_WRITE_ADDRESS_51 0x51 #define DCM_READ_ADDRESS_00 0x00 #define DCM_READ_ADDRESS_51 0x51 #define DCM_DRP_WR_DATA_L 0xFC26 #define DCM_DRP_WR_DATA_H 0xFC27 #define DCM_DRP_RD_DATA_L 0xFC28 #define DCM_DRP_RD_DATA_H 0xFC29 #define SD_VPCLK0_CTL 0xFC2A #define SD_VPCLK1_CTL 0xFC2B #define PHASE_SELECT_MASK 0x1F #define SD_DCMPS0_CTL 0xFC2C #define SD_DCMPS1_CTL 0xFC2D #define SD_VPTX_CTL SD_VPCLK0_CTL #define SD_VPRX_CTL SD_VPCLK1_CTL #define PHASE_CHANGE 0x80 #define PHASE_NOT_RESET 0x40 #define SD_DCMPS_TX_CTL SD_DCMPS0_CTL #define SD_DCMPS_RX_CTL SD_DCMPS1_CTL #define DCMPS_CHANGE 0x80 #define DCMPS_CHANGE_DONE 0x40 #define DCMPS_ERROR 0x20 #define DCMPS_CURRENT_PHASE 0x1F #define CARD_CLK_SOURCE 0xFC2E #define CRC_FIX_CLK (0x00 << 0) #define CRC_VAR_CLK0 (0x01 << 0) #define CRC_VAR_CLK1 (0x02 << 0) #define SD30_FIX_CLK (0x00 << 2) #define SD30_VAR_CLK0 (0x01 << 2) #define SD30_VAR_CLK1 (0x02 << 2) #define SAMPLE_FIX_CLK (0x00 << 4) #define SAMPLE_VAR_CLK0 (0x01 << 4) #define SAMPLE_VAR_CLK1 (0x02 << 4) #define CARD_PWR_CTL 0xFD50 #define PMOS_STRG_MASK 0x10 #define PMOS_STRG_800mA 0x10 #define PMOS_STRG_400mA 0x00 #define SD_POWER_OFF 0x03 #define SD_PARTIAL_POWER_ON 0x01 #define SD_POWER_ON 0x00 #define SD_POWER_MASK 0x03 #define MS_POWER_OFF 0x0C #define MS_PARTIAL_POWER_ON 0x04 #define MS_POWER_ON 0x00 #define MS_POWER_MASK 0x0C #define BPP_POWER_OFF 0x0F #define BPP_POWER_5_PERCENT_ON 0x0E #define BPP_POWER_10_PERCENT_ON 0x0C #define BPP_POWER_15_PERCENT_ON 0x08 #define BPP_POWER_ON 0x00 #define BPP_POWER_MASK 0x0F #define SD_VCC_PARTIAL_POWER_ON 0x02 #define SD_VCC_POWER_ON 0x00 #define CARD_CLK_SWITCH 0xFD51 #define RTL8411B_PACKAGE_MODE 0xFD51 #define CARD_SHARE_MODE 0xFD52 #define CARD_SHARE_MASK 0x0F #define CARD_SHARE_MULTI_LUN 0x00 #define CARD_SHARE_NORMAL 0x00 #define CARD_SHARE_48_SD 0x04 #define CARD_SHARE_48_MS 0x08 #define CARD_SHARE_BAROSSA_SD 0x01 #define CARD_SHARE_BAROSSA_MS 0x02 #define CARD_DRIVE_SEL 0xFD53 #define MS_DRIVE_8mA (0x01 << 6) #define MMC_DRIVE_8mA (0x01 << 4) #define XD_DRIVE_8mA (0x01 << 2) #define GPIO_DRIVE_8mA 0x01 #define RTS5209_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | MMC_DRIVE_8mA |\ XD_DRIVE_8mA | GPIO_DRIVE_8mA) #define RTL8411_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | MMC_DRIVE_8mA |\ XD_DRIVE_8mA) #define RTSX_CARD_DRIVE_DEFAULT (MS_DRIVE_8mA | GPIO_DRIVE_8mA) #define CARD_STOP 0xFD54 #define SPI_STOP 0x01 #define XD_STOP 0x02 #define SD_STOP 0x04 #define MS_STOP 0x08 #define SPI_CLR_ERR 0x10 #define XD_CLR_ERR 0x20 #define SD_CLR_ERR 0x40 #define MS_CLR_ERR 0x80 #define CARD_OE 0xFD55 #define SD_OUTPUT_EN 0x04 #define MS_OUTPUT_EN 0x08 #define CARD_AUTO_BLINK 0xFD56 #define CARD_GPIO_DIR 0xFD57 #define CARD_GPIO 0xFD58 #define CARD_DATA_SOURCE 0xFD5B #define PINGPONG_BUFFER 0x01 #define RING_BUFFER 0x00 #define SD30_CLK_DRIVE_SEL 0xFD5A #define DRIVER_TYPE_A 0x05 #define DRIVER_TYPE_B 0x03 #define DRIVER_TYPE_C 0x02 #define DRIVER_TYPE_D 0x01 #define CARD_SELECT 0xFD5C #define SD_MOD_SEL 2 #define MS_MOD_SEL 3 #define SD30_DRIVE_SEL 0xFD5E #define CFG_DRIVER_TYPE_A 0x02 #define CFG_DRIVER_TYPE_B 0x03 #define CFG_DRIVER_TYPE_C 0x01 #define CFG_DRIVER_TYPE_D 0x00 #define SD30_CMD_DRIVE_SEL 0xFD5E #define SD30_DAT_DRIVE_SEL 0xFD5F #define CARD_CLK_EN 0xFD69 #define SD_CLK_EN 0x04 #define MS_CLK_EN 0x08 #define SD40_CLK_EN 0x10 #define SDIO_CTRL 0xFD6B #define CD_PAD_CTL 0xFD73 #define CD_DISABLE_MASK 0x07 #define MS_CD_DISABLE 0x04 #define SD_CD_DISABLE 0x02 #define XD_CD_DISABLE 0x01 #define CD_DISABLE 0x07 #define CD_ENABLE 0x00 #define MS_CD_EN_ONLY 0x03 #define SD_CD_EN_ONLY 0x05 #define XD_CD_EN_ONLY 0x06 #define FORCE_CD_LOW_MASK 0x38 #define FORCE_CD_XD_LOW 0x08 #define FORCE_CD_SD_LOW 0x10 #define FORCE_CD_MS_LOW 0x20 #define CD_AUTO_DISABLE 0x40 #define FPDCTL 0xFC00 #define SSC_POWER_DOWN 0x01 #define SD_OC_POWER_DOWN 0x02 #define ALL_POWER_DOWN 0x03 #define OC_POWER_DOWN 0x02 #define PDINFO 0xFC01 #define CLK_CTL 0xFC02 #define CHANGE_CLK 0x01 #define CLK_LOW_FREQ 0x01 #define CLK_DIV 0xFC03 #define CLK_DIV_1 0x01 #define CLK_DIV_2 0x02 #define CLK_DIV_4 0x03 #define CLK_DIV_8 0x04 #define CLK_SEL 0xFC04 #define SSC_DIV_N_0 0xFC0F #define SSC_DIV_N_1 0xFC10 #define SSC_CTL1 0xFC11 #define SSC_RSTB 0x80 #define SSC_8X_EN 0x40 #define SSC_FIX_FRAC 0x20 #define SSC_SEL_1M 0x00 #define SSC_SEL_2M 0x08 #define SSC_SEL_4M 0x10 #define SSC_SEL_8M 0x18 #define SSC_CTL2 0xFC12 #define SSC_DEPTH_MASK 0x07 #define SSC_DEPTH_DISALBE 0x00 #define SSC_DEPTH_4M 0x01 #define SSC_DEPTH_2M 0x02 #define SSC_DEPTH_1M 0x03 #define SSC_DEPTH_500K 0x04 #define SSC_DEPTH_250K 0x05 #define RCCTL 0xFC14 #define FPGA_PULL_CTL 0xFC1D #define OLT_LED_CTL 0xFC1E #define LED_SHINE_MASK 0x08 #define LED_SHINE_EN 0x08 #define LED_SHINE_DISABLE 0x00 #define GPIO_CTL 0xFC1F #define LDO_CTL 0xFC1E #define BPP_ASIC_1V7 0x00 #define BPP_ASIC_1V8 0x01 #define BPP_ASIC_1V9 0x02 #define BPP_ASIC_2V0 0x03 #define BPP_ASIC_2V7 0x04 #define BPP_ASIC_2V8 0x05 #define BPP_ASIC_3V2 0x06 #define BPP_ASIC_3V3 0x07 #define BPP_REG_TUNED18 0x07 #define BPP_TUNED18_SHIFT_8402 5 #define BPP_TUNED18_SHIFT_8411 4 #define BPP_PAD_MASK 0x04 #define BPP_PAD_3V3 0x04 #define BPP_PAD_1V8 0x00 #define BPP_LDO_POWB 0x03 #define BPP_LDO_ON 0x00 #define BPP_LDO_SUSPEND 0x02 #define BPP_LDO_OFF 0x03 #define EFUSE_CTL 0xFC30 #define EFUSE_ADD 0xFC31 #define SYS_VER 0xFC32 #define EFUSE_DATAL 0xFC34 #define EFUSE_DATAH 0xFC35 #define CARD_PULL_CTL1 0xFD60 #define CARD_PULL_CTL2 0xFD61 #define CARD_PULL_CTL3 0xFD62 #define CARD_PULL_CTL4 0xFD63 #define CARD_PULL_CTL5 0xFD64 #define CARD_PULL_CTL6 0xFD65 /* PCI Express Related Registers */ #define IRQEN0 0xFE20 #define IRQSTAT0 0xFE21 #define DMA_DONE_INT 0x80 #define SUSPEND_INT 0x40 #define LINK_RDY_INT 0x20 #define LINK_DOWN_INT 0x10 #define IRQEN1 0xFE22 #define IRQSTAT1 0xFE23 #define TLPRIEN 0xFE24 #define TLPRISTAT 0xFE25 #define TLPTIEN 0xFE26 #define TLPTISTAT 0xFE27 #define DMATC0 0xFE28 #define DMATC1 0xFE29 #define DMATC2 0xFE2A #define DMATC3 0xFE2B #define DMACTL 0xFE2C #define DMA_RST 0x80 #define DMA_BUSY 0x04 #define DMA_DIR_TO_CARD 0x00 #define DMA_DIR_FROM_CARD 0x02 #define DMA_EN 0x01 #define DMA_128 (0 << 4) #define DMA_256 (1 << 4) #define DMA_512 (2 << 4) #define DMA_1024 (3 << 4) #define DMA_PACK_SIZE_MASK 0x30 #define BCTL 0xFE2D #define RBBC0 0xFE2E #define RBBC1 0xFE2F #define RBDAT 0xFE30 #define RBCTL 0xFE34 #define U_AUTO_DMA_EN_MASK 0x20 #define U_AUTO_DMA_DISABLE 0x00 #define RB_FLUSH 0x80 #define CFGADDR0 0xFE35 #define CFGADDR1 0xFE36 #define CFGDATA0 0xFE37 #define CFGDATA1 0xFE38 #define CFGDATA2 0xFE39 #define CFGDATA3 0xFE3A #define CFGRWCTL 0xFE3B #define PHYRWCTL 0xFE3C #define PHYDATA0 0xFE3D #define PHYDATA1 0xFE3E #define PHYADDR 0xFE3F #define MSGRXDATA0 0xFE40 #define MSGRXDATA1 0xFE41 #define MSGRXDATA2 0xFE42 #define MSGRXDATA3 0xFE43 #define MSGTXDATA0 0xFE44 #define MSGTXDATA1 0xFE45 #define MSGTXDATA2 0xFE46 #define MSGTXDATA3 0xFE47 #define MSGTXCTL 0xFE48 #define LTR_CTL 0xFE4A #define LTR_TX_EN_MASK BIT(7) #define LTR_TX_EN_1 BIT(7) #define LTR_TX_EN_0 0 #define LTR_LATENCY_MODE_MASK BIT(6) #define LTR_LATENCY_MODE_HW 0 #define LTR_LATENCY_MODE_SW BIT(6) #define OBFF_CFG 0xFE4C #define OBFF_EN_MASK 0x03 #define OBFF_DISABLE 0x00 #define CDRESUMECTL 0xFE52 #define WAKE_SEL_CTL 0xFE54 #define PCLK_CTL 0xFE55 #define PCLK_MODE_SEL 0x20 #define PME_FORCE_CTL 0xFE56 #define ASPM_FORCE_CTL 0xFE57 #define FORCE_ASPM_CTL0 0x10 #define FORCE_ASPM_CTL1 0x20 #define FORCE_ASPM_VAL_MASK 0x03 #define FORCE_ASPM_L1_EN 0x02 #define FORCE_ASPM_L0_EN 0x01 #define FORCE_ASPM_NO_ASPM 0x00 #define PM_CLK_FORCE_CTL 0xFE58 #define CLK_PM_EN 0x01 #define FUNC_FORCE_CTL 0xFE59 #define FUNC_FORCE_UPME_XMT_DBG 0x02 #define PERST_GLITCH_WIDTH 0xFE5C #define CHANGE_LINK_STATE 0xFE5B #define RESET_LOAD_REG 0xFE5E #define EFUSE_CONTENT 0xFE5F #define HOST_SLEEP_STATE 0xFE60 #define HOST_ENTER_S1 1 #define HOST_ENTER_S3 2 #define SDIO_CFG 0xFE70 #define PM_EVENT_DEBUG 0xFE71 #define PME_DEBUG_0 0x08 #define NFTS_TX_CTRL 0xFE72 #define PWR_GATE_CTRL 0xFE75 #define PWR_GATE_EN 0x01 #define LDO3318_PWR_MASK 0x06 #define LDO_ON 0x00 #define LDO_SUSPEND 0x04 #define LDO_OFF 0x06 #define PWD_SUSPEND_EN 0xFE76 #define LDO_PWR_SEL 0xFE78 #define L1SUB_CONFIG1 0xFE8D #define AUX_CLK_ACTIVE_SEL_MASK 0x01 #define MAC_CKSW_DONE 0x00 #define L1SUB_CONFIG2 0xFE8E #define L1SUB_AUTO_CFG 0x02 #define L1SUB_CONFIG3 0xFE8F #define L1OFF_MBIAS2_EN_5250 BIT(7) #define DUMMY_REG_RESET_0 0xFE90 #define IC_VERSION_MASK 0x0F #define REG_VREF 0xFE97 #define PWD_SUSPND_EN 0x10 #define RTS5260_DMA_RST_CTL_0 0xFEBF #define RTS5260_DMA_RST 0x80 #define RTS5260_ADMA3_RST 0x40 #define AUTOLOAD_CFG_BASE 0xFF00 #define RELINK_TIME_MASK 0x01 #define PETXCFG 0xFF03 #define FORCE_CLKREQ_DELINK_MASK BIT(7) #define FORCE_CLKREQ_LOW 0x80 #define FORCE_CLKREQ_HIGH 0x00 #define PM_CTRL1 0xFF44 #define CD_RESUME_EN_MASK 0xF0 #define PM_CTRL2 0xFF45 #define PM_CTRL3 0xFF46 #define SDIO_SEND_PME_EN 0x80 #define FORCE_RC_MODE_ON 0x40 #define FORCE_RX50_LINK_ON 0x20 #define D3_DELINK_MODE_EN 0x10 #define USE_PESRTB_CTL_DELINK 0x08 #define DELAY_PIN_WAKE 0x04 #define RESET_PIN_WAKE 0x02 #define PM_WAKE_EN 0x01 #define PM_CTRL4 0xFF47 /* FW config info register */ #define RTS5261_FW_CFG_INFO0 0xFF50 #define RTS5261_FW_EXPRESS_TEST_MASK (0x01 << 0) #define RTS5261_FW_EA_MODE_MASK (0x01 << 5) #define RTS5261_FW_CFG0 0xFF54 #define RTS5261_FW_ENTER_EXPRESS (0x01 << 0) #define RTS5261_FW_CFG1 0xFF55 #define RTS5261_SYS_CLK_SEL_MCU_CLK (0x01 << 7) #define RTS5261_CRC_CLK_SEL_MCU_CLK (0x01 << 6) #define RTS5261_FAKE_MCU_CLOCK_GATING (0x01 << 5) #define RTS5261_MCU_BUS_SEL_MASK (0x01 << 4) #define RTS5261_MCU_CLOCK_SEL_MASK (0x03 << 2) #define RTS5261_MCU_CLOCK_SEL_16M (0x01 << 2) #define RTS5261_MCU_CLOCK_GATING (0x01 << 1) #define RTS5261_DRIVER_ENABLE_FW (0x01 << 0) #define REG_CFG_OOBS_OFF_TIMER 0xFEA6 #define REG_CFG_OOBS_ON_TIMER 0xFEA7 #define REG_CFG_VCM_ON_TIMER 0xFEA8 #define REG_CFG_OOBS_POLLING 0xFEA9 /* Memory mapping */ #define SRAM_BASE 0xE600 #define RBUF_BASE 0xF400 #define PPBUF_BASE1 0xF800 #define PPBUF_BASE2 0xFA00 #define IMAGE_FLAG_ADDR0 0xCE80 #define IMAGE_FLAG_ADDR1 0xCE81 #define RREF_CFG 0xFF6C #define RREF_VBGSEL_MASK 0x38 #define RREF_VBGSEL_1V25 0x28 #define OOBS_CONFIG 0xFF6E #define OOBS_AUTOK_DIS 0x80 #define OOBS_VAL_MASK 0x1F #define LDO_DV18_CFG 0xFF70 #define LDO_DV18_SR_MASK 0xC0 #define LDO_DV18_SR_DF 0x40 #define DV331812_MASK 0x70 #define DV331812_33 0x70 #define DV331812_17 0x30 #define LDO_CONFIG2 0xFF71 #define LDO_D3318_MASK 0x07 #define LDO_D3318_33V 0x07 #define LDO_D3318_18V 0x02 #define DV331812_VDD1 0x04 #define DV331812_POWERON 0x08 #define DV331812_POWEROFF 0x00 #define LDO_VCC_CFG0 0xFF72 #define LDO_VCC_LMTVTH_MASK 0x30 #define LDO_VCC_LMTVTH_2A 0x10 /*RTS5260*/ #define RTS5260_DVCC_TUNE_MASK 0x70 #define RTS5260_DVCC_33 0x70 /*RTS5261*/ #define RTS5261_LDO1_CFG0 0xFF72 #define RTS5261_LDO1_OCP_THD_MASK (0x07 << 5) #define RTS5261_LDO1_OCP_EN (0x01 << 4) #define RTS5261_LDO1_OCP_LMT_THD_MASK (0x03 << 2) #define RTS5261_LDO1_OCP_LMT_EN (0x01 << 1) #define LDO_VCC_CFG1 0xFF73 #define LDO_VCC_REF_TUNE_MASK 0x30 #define LDO_VCC_REF_1V2 0x20 #define LDO_VCC_TUNE_MASK 0x07 #define LDO_VCC_1V8 0x04 #define LDO_VCC_3V3 0x07 #define LDO_VCC_LMT_EN 0x08 /*RTS5260*/ #define LDO_POW_SDVDD1_MASK 0x08 #define LDO_POW_SDVDD1_ON 0x08 #define LDO_POW_SDVDD1_OFF 0x00 #define LDO_VIO_CFG 0xFF75 #define LDO_VIO_SR_MASK 0xC0 #define LDO_VIO_SR_DF 0x40 #define LDO_VIO_REF_TUNE_MASK 0x30 #define LDO_VIO_REF_1V2 0x20 #define LDO_VIO_TUNE_MASK 0x07 #define LDO_VIO_1V7 0x03 #define LDO_VIO_1V8 0x04 #define LDO_VIO_3V3 0x07 #define LDO_DV12S_CFG 0xFF76 #define LDO_REF12_TUNE_MASK 0x18 #define LDO_REF12_TUNE_DF 0x10 #define LDO_D12_TUNE_MASK 0x07 #define LDO_D12_TUNE_DF 0x04 #define LDO_AV12S_CFG 0xFF77 #define LDO_AV12S_TUNE_MASK 0x07 #define LDO_AV12S_TUNE_DF 0x04 #define SD40_LDO_CTL1 0xFE7D #define SD40_VIO_TUNE_MASK 0x70 #define SD40_VIO_TUNE_1V7 0x30 #define SD_VIO_LDO_1V8 0x40 #define SD_VIO_LDO_3V3 0x70 #define RTS5260_AUTOLOAD_CFG4 0xFF7F #define RTS5260_MIMO_DISABLE 0x8A /*RTS5261*/ #define RTS5261_AUX_CLK_16M_EN (1 << 5) #define RTS5260_REG_GPIO_CTL0 0xFC1A #define RTS5260_REG_GPIO_MASK 0x01 #define RTS5260_REG_GPIO_ON 0x01 #define RTS5260_REG_GPIO_OFF 0x00 #define PWR_GLOBAL_CTRL 0xF200 #define PCIE_L1_2_EN 0x0C #define PCIE_L1_1_EN 0x0A #define PCIE_L1_0_EN 0x09 #define PWR_FE_CTL 0xF201 #define PCIE_L1_2_PD_FE_EN 0x0C #define PCIE_L1_1_PD_FE_EN 0x0A #define PCIE_L1_0_PD_FE_EN 0x09 #define CFG_PCIE_APHY_OFF_0 0xF204 #define CFG_PCIE_APHY_OFF_0_DEFAULT 0xBF #define CFG_PCIE_APHY_OFF_1 0xF205 #define CFG_PCIE_APHY_OFF_1_DEFAULT 0xFF #define CFG_PCIE_APHY_OFF_2 0xF206 #define CFG_PCIE_APHY_OFF_2_DEFAULT 0x01 #define CFG_PCIE_APHY_OFF_3 0xF207 #define CFG_PCIE_APHY_OFF_3_DEFAULT 0x00 #define CFG_L1_0_PCIE_MAC_RET_VALUE 0xF20C #define CFG_L1_0_PCIE_DPHY_RET_VALUE 0xF20E #define CFG_L1_0_SYS_RET_VALUE 0xF210 #define CFG_L1_0_CRC_MISC_RET_VALUE 0xF212 #define CFG_L1_0_CRC_SD30_RET_VALUE 0xF214 #define CFG_L1_0_CRC_SD40_RET_VALUE 0xF216 #define CFG_LP_FPWM_VALUE 0xF219 #define CFG_LP_FPWM_VALUE_DEFAULT 0x18 #define PWC_CDR 0xF253 #define PWC_CDR_DEFAULT 0x03 #define CFG_L1_0_RET_VALUE_DEFAULT 0x1B #define CFG_L1_0_CRC_MISC_RET_VALUE_DEFAULT 0x0C /* OCPCTL */ #define SD_DETECT_EN 0x08 #define SD_OCP_INT_EN 0x04 #define SD_OCP_INT_CLR 0x02 #define SD_OC_CLR 0x01 #define SDVIO_DETECT_EN (1 << 7) #define SDVIO_OCP_INT_EN (1 << 6) #define SDVIO_OCP_INT_CLR (1 << 5) #define SDVIO_OC_CLR (1 << 4) /* OCPSTAT */ #define SD_OCP_DETECT 0x08 #define SD_OC_NOW 0x04 #define SD_OC_EVER 0x02 #define SDVIO_OC_NOW (1 << 6) #define SDVIO_OC_EVER (1 << 5) #define REG_OCPCTL 0xFD6A #define REG_OCPSTAT 0xFD6E #define REG_OCPGLITCH 0xFD6C #define REG_OCPPARA1 0xFD6B #define REG_OCPPARA2 0xFD6D /* rts5260 DV3318 OCP-related registers */ #define REG_DV3318_OCPCTL 0xFD89 #define DV3318_OCP_TIME_MASK 0xF0 #define DV3318_DETECT_EN 0x08 #define DV3318_OCP_INT_EN 0x04 #define DV3318_OCP_INT_CLR 0x02 #define DV3318_OCP_CLR 0x01 #define REG_DV3318_OCPSTAT 0xFD8A #define DV3318_OCP_GlITCH_TIME_MASK 0xF0 #define DV3318_OCP_DETECT 0x08 #define DV3318_OCP_NOW 0x04 #define DV3318_OCP_EVER 0x02 #define SD_OCP_GLITCH_MASK 0x0F /* OCPPARA1 */ #define SDVIO_OCP_TIME_60 0x00 #define SDVIO_OCP_TIME_100 0x10 #define SDVIO_OCP_TIME_200 0x20 #define SDVIO_OCP_TIME_400 0x30 #define SDVIO_OCP_TIME_600 0x40 #define SDVIO_OCP_TIME_800 0x50 #define SDVIO_OCP_TIME_1100 0x60 #define SDVIO_OCP_TIME_MASK 0x70 #define SD_OCP_TIME_60 0x00 #define SD_OCP_TIME_100 0x01 #define SD_OCP_TIME_200 0x02 #define SD_OCP_TIME_400 0x03 #define SD_OCP_TIME_600 0x04 #define SD_OCP_TIME_800 0x05 #define SD_OCP_TIME_1100 0x06 #define SD_OCP_TIME_MASK 0x07 /* OCPPARA2 */ #define SDVIO_OCP_THD_190 0x00 #define SDVIO_OCP_THD_250 0x10 #define SDVIO_OCP_THD_320 0x20 #define SDVIO_OCP_THD_380 0x30 #define SDVIO_OCP_THD_440 0x40 #define SDVIO_OCP_THD_500 0x50 #define SDVIO_OCP_THD_570 0x60 #define SDVIO_OCP_THD_630 0x70 #define SDVIO_OCP_THD_MASK 0x70 #define SD_OCP_THD_450 0x00 #define SD_OCP_THD_550 0x01 #define SD_OCP_THD_650 0x02 #define SD_OCP_THD_750 0x03 #define SD_OCP_THD_850 0x04 #define SD_OCP_THD_950 0x05 #define SD_OCP_THD_1050 0x06 #define SD_OCP_THD_1150 0x07 #define SD_OCP_THD_MASK 0x07 #define SDVIO_OCP_GLITCH_MASK 0xF0 #define SDVIO_OCP_GLITCH_NONE 0x00 #define SDVIO_OCP_GLITCH_50U 0x10 #define SDVIO_OCP_GLITCH_100U 0x20 #define SDVIO_OCP_GLITCH_200U 0x30 #define SDVIO_OCP_GLITCH_600U 0x40 #define SDVIO_OCP_GLITCH_800U 0x50 #define SDVIO_OCP_GLITCH_1M 0x60 #define SDVIO_OCP_GLITCH_2M 0x70 #define SDVIO_OCP_GLITCH_3M 0x80 #define SDVIO_OCP_GLITCH_4M 0x90 #define SDVIO_OCP_GLIVCH_5M 0xA0 #define SDVIO_OCP_GLITCH_6M 0xB0 #define SDVIO_OCP_GLITCH_7M 0xC0 #define SDVIO_OCP_GLITCH_8M 0xD0 #define SDVIO_OCP_GLITCH_9M 0xE0 #define SDVIO_OCP_GLITCH_10M 0xF0 #define SD_OCP_GLITCH_MASK 0x0F #define SD_OCP_GLITCH_NONE 0x00 #define SD_OCP_GLITCH_50U 0x01 #define SD_OCP_GLITCH_100U 0x02 #define SD_OCP_GLITCH_200U 0x03 #define SD_OCP_GLITCH_600U 0x04 #define SD_OCP_GLITCH_800U 0x05 #define SD_OCP_GLITCH_1M 0x06 #define SD_OCP_GLITCH_2M 0x07 #define SD_OCP_GLITCH_3M 0x08 #define SD_OCP_GLITCH_4M 0x09 #define SD_OCP_GLIVCH_5M 0x0A #define SD_OCP_GLITCH_6M 0x0B #define SD_OCP_GLITCH_7M 0x0C #define SD_OCP_GLITCH_8M 0x0D #define SD_OCP_GLITCH_9M 0x0E #define SD_OCP_GLITCH_10M 0x0F /* Phy register */ #define PHY_PCR 0x00 #define PHY_PCR_FORCE_CODE 0xB000 #define PHY_PCR_OOBS_CALI_50 0x0800 #define PHY_PCR_OOBS_VCM_08 0x0200 #define PHY_PCR_OOBS_SEN_90 0x0040 #define PHY_PCR_RSSI_EN 0x0002 #define PHY_PCR_RX10K 0x0001 #define PHY_RCR0 0x01 #define PHY_RCR1 0x02 #define PHY_RCR1_ADP_TIME_4 0x0400 #define PHY_RCR1_VCO_COARSE 0x001F #define PHY_RCR1_INIT_27S 0x0A1F #define PHY_SSCCR2 0x02 #define PHY_SSCCR2_PLL_NCODE 0x0A00 #define PHY_SSCCR2_TIME0 0x001C #define PHY_SSCCR2_TIME2_WIDTH 0x0003 #define PHY_RCR2 0x03 #define PHY_RCR2_EMPHASE_EN 0x8000 #define PHY_RCR2_NADJR 0x4000 #define PHY_RCR2_CDR_SR_2 0x0100 #define PHY_RCR2_FREQSEL_12 0x0040 #define PHY_RCR2_CDR_SC_12P 0x0010 #define PHY_RCR2_CALIB_LATE 0x0002 #define PHY_RCR2_INIT_27S 0xC152 #define PHY_SSCCR3 0x03 #define PHY_SSCCR3_STEP_IN 0x2740 #define PHY_SSCCR3_CHECK_DELAY 0x0008 #define _PHY_ANA03 0x03 #define _PHY_ANA03_TIMER_MAX 0x2700 #define _PHY_ANA03_OOBS_DEB_EN 0x0040 #define _PHY_CMU_DEBUG_EN 0x0008 #define PHY_RTCR 0x04 #define PHY_RDR 0x05 #define PHY_RDR_RXDSEL_1_9 0x4000 #define PHY_SSC_AUTO_PWD 0x0600 #define PHY_TCR0 0x06 #define PHY_TCR1 0x07 #define PHY_TUNE 0x08 #define PHY_TUNE_TUNEREF_1_0 0x4000 #define PHY_TUNE_VBGSEL_1252 0x0C00 #define PHY_TUNE_SDBUS_33 0x0200 #define PHY_TUNE_TUNED18 0x01C0 #define PHY_TUNE_TUNED12 0X0020 #define PHY_TUNE_TUNEA12 0x0004 #define PHY_TUNE_VOLTAGE_MASK 0xFC3F #define PHY_TUNE_VOLTAGE_3V3 0x03C0 #define PHY_TUNE_D18_1V8 0x0100 #define PHY_TUNE_D18_1V7 0x0080 #define PHY_ANA08 0x08 #define PHY_ANA08_RX_EQ_DCGAIN 0x5000 #define PHY_ANA08_SEL_RX_EN 0x0400 #define PHY_ANA08_RX_EQ_VAL 0x03C0 #define PHY_ANA08_SCP 0x0020 #define PHY_ANA08_SEL_IPI 0x0004 #define PHY_IMR 0x09 #define PHY_BPCR 0x0A #define PHY_BPCR_IBRXSEL 0x0400 #define PHY_BPCR_IBTXSEL 0x0100 #define PHY_BPCR_IB_FILTER 0x0080 #define PHY_BPCR_CMIRROR_EN 0x0040 #define PHY_BIST 0x0B #define PHY_RAW_L 0x0C #define PHY_RAW_H 0x0D #define PHY_RAW_DATA 0x0E #define PHY_HOST_CLK_CTRL 0x0F #define PHY_DMR 0x10 #define PHY_BACR 0x11 #define PHY_BACR_BASIC_MASK 0xFFF3 #define PHY_IER 0x12 #define PHY_BCSR 0x13 #define PHY_BPR 0x14 #define PHY_BPNR2 0x15 #define PHY_BPNR 0x16 #define PHY_BRNR2 0x17 #define PHY_BENR 0x18 #define PHY_REV 0x19 #define PHY_REV_RESV 0xE000 #define PHY_REV_RXIDLE_LATCHED 0x1000 #define PHY_REV_P1_EN 0x0800 #define PHY_REV_RXIDLE_EN 0x0400 #define PHY_REV_CLKREQ_TX_EN 0x0200 #define PHY_REV_CLKREQ_RX_EN 0x0100 #define PHY_REV_CLKREQ_DT_1_0 0x0040 #define PHY_REV_STOP_CLKRD 0x0020 #define PHY_REV_RX_PWST 0x0008 #define PHY_REV_STOP_CLKWR 0x0004 #define _PHY_REV0 0x19 #define _PHY_REV0_FILTER_OUT 0x3800 #define _PHY_REV0_CDR_BYPASS_PFD 0x0100 #define _PHY_REV0_CDR_RX_IDLE_BYPASS 0x0002 #define PHY_FLD0 0x1A #define PHY_ANA1A 0x1A #define PHY_ANA1A_TXR_LOOPBACK 0x2000 #define PHY_ANA1A_RXT_BIST 0x0500 #define PHY_ANA1A_TXR_BIST 0x0040 #define PHY_ANA1A_REV 0x0006 #define PHY_FLD0_INIT_27S 0x2546 #define PHY_FLD1 0x1B #define PHY_FLD2 0x1C #define PHY_FLD3 0x1D #define PHY_FLD3_TIMER_4 0x0800 #define PHY_FLD3_TIMER_6 0x0020 #define PHY_FLD3_RXDELINK 0x0004 #define PHY_FLD3_INIT_27S 0x0004 #define PHY_ANA1D 0x1D #define PHY_ANA1D_DEBUG_ADDR 0x0004 #define _PHY_FLD0 0x1D #define _PHY_FLD0_CLK_REQ_20C 0x8000 #define _PHY_FLD0_RX_IDLE_EN 0x1000 #define _PHY_FLD0_BIT_ERR_RSTN 0x0800 #define _PHY_FLD0_BER_COUNT 0x01E0 #define _PHY_FLD0_BER_TIMER 0x001E #define _PHY_FLD0_CHECK_EN 0x0001 #define PHY_FLD4 0x1E #define PHY_FLD4_FLDEN_SEL 0x4000 #define PHY_FLD4_REQ_REF 0x2000 #define PHY_FLD4_RXAMP_OFF 0x1000 #define PHY_FLD4_REQ_ADDA 0x0800 #define PHY_FLD4_BER_COUNT 0x00E0 #define PHY_FLD4_BER_TIMER 0x000A #define PHY_FLD4_BER_CHK_EN 0x0001 #define PHY_FLD4_INIT_27S 0x5C7F #define PHY_DIG1E 0x1E #define PHY_DIG1E_REV 0x4000 #define PHY_DIG1E_D0_X_D1 0x1000 #define PHY_DIG1E_RX_ON_HOST 0x0800 #define PHY_DIG1E_RCLK_REF_HOST 0x0400 #define PHY_DIG1E_RCLK_TX_EN_KEEP 0x0040 #define PHY_DIG1E_RCLK_TX_TERM_KEEP 0x0020 #define PHY_DIG1E_RCLK_RX_EIDLE_ON 0x0010 #define PHY_DIG1E_TX_TERM_KEEP 0x0008 #define PHY_DIG1E_RX_TERM_KEEP 0x0004 #define PHY_DIG1E_TX_EN_KEEP 0x0002 #define PHY_DIG1E_RX_EN_KEEP 0x0001 #define PHY_DUM_REG 0x1F #define PCR_SETTING_REG1 0x724 #define PCR_SETTING_REG2 0x814 #define PCR_SETTING_REG3 0x747 #define rtsx_pci_init_cmd(pcr) ((pcr)->ci = 0) #define RTS5227_DEVICE_ID 0x5227 #define RTS_MAX_TIMES_FREQ_REDUCTION 8 struct rtsx_pcr; struct pcr_handle { struct rtsx_pcr *pcr; }; struct pcr_ops { int (*write_phy)(struct rtsx_pcr *pcr, u8 addr, u16 val); int (*read_phy)(struct rtsx_pcr *pcr, u8 addr, u16 *val); int (*extra_init_hw)(struct rtsx_pcr *pcr); int (*optimize_phy)(struct rtsx_pcr *pcr); int (*turn_on_led)(struct rtsx_pcr *pcr); int (*turn_off_led)(struct rtsx_pcr *pcr); int (*enable_auto_blink)(struct rtsx_pcr *pcr); int (*disable_auto_blink)(struct rtsx_pcr *pcr); int (*card_power_on)(struct rtsx_pcr *pcr, int card); int (*card_power_off)(struct rtsx_pcr *pcr, int card); int (*switch_output_voltage)(struct rtsx_pcr *pcr, u8 voltage); unsigned int (*cd_deglitch)(struct rtsx_pcr *pcr); int (*conv_clk_and_div_n)(int clk, int dir); void (*fetch_vendor_settings)(struct rtsx_pcr *pcr); void (*force_power_down)(struct rtsx_pcr *pcr, u8 pm_state, bool runtime); void (*stop_cmd)(struct rtsx_pcr *pcr); void (*set_aspm)(struct rtsx_pcr *pcr, bool enable); void (*set_l1off_cfg_sub_d0)(struct rtsx_pcr *pcr, int active); void (*enable_ocp)(struct rtsx_pcr *pcr); void (*disable_ocp)(struct rtsx_pcr *pcr); void (*init_ocp)(struct rtsx_pcr *pcr); void (*process_ocp)(struct rtsx_pcr *pcr); int (*get_ocpstat)(struct rtsx_pcr *pcr, u8 *val); void (*clear_ocpstat)(struct rtsx_pcr *pcr); }; enum PDEV_STAT {PDEV_STAT_IDLE, PDEV_STAT_RUN}; enum ASPM_MODE {ASPM_MODE_CFG, ASPM_MODE_REG}; #define ASPM_L1_1_EN BIT(0) #define ASPM_L1_2_EN BIT(1) #define PM_L1_1_EN BIT(2) #define PM_L1_2_EN BIT(3) #define LTR_L1SS_PWR_GATE_EN BIT(4) #define L1_SNOOZE_TEST_EN BIT(5) #define LTR_L1SS_PWR_GATE_CHECK_CARD_EN BIT(6) /* * struct rtsx_cr_option - card reader option * @dev_flags: device flags * @force_clkreq_0: force clock request * @ltr_en: enable ltr mode flag * @ltr_enabled: ltr mode in configure space flag * @ltr_active: ltr mode status * @ltr_active_latency: ltr mode active latency * @ltr_idle_latency: ltr mode idle latency * @ltr_l1off_latency: ltr mode l1off latency * @l1_snooze_delay: l1 snooze delay * @ltr_l1off_sspwrgate: ltr l1off sspwrgate * @ltr_l1off_snooze_sspwrgate: ltr l1off snooze sspwrgate * @ocp_en: enable ocp flag * @sd_400mA_ocp_thd: 400mA ocp thd * @sd_800mA_ocp_thd: 800mA ocp thd */ struct rtsx_cr_option { u32 dev_flags; bool force_clkreq_0; bool ltr_en; bool ltr_enabled; bool ltr_active; u32 ltr_active_latency; u32 ltr_idle_latency; u32 ltr_l1off_latency; u32 l1_snooze_delay; u8 ltr_l1off_sspwrgate; u8 ltr_l1off_snooze_sspwrgate; bool ocp_en; u8 sd_400mA_ocp_thd; u8 sd_800mA_ocp_thd; }; /* * struct rtsx_hw_param - card reader hardware param * @interrupt_en: indicate which interrutp enable * @ocp_glitch: ocp glitch time */ struct rtsx_hw_param { u32 interrupt_en; u8 ocp_glitch; }; #define rtsx_set_dev_flag(cr, flag) \ ((cr)->option.dev_flags |= (flag)) #define rtsx_clear_dev_flag(cr, flag) \ ((cr)->option.dev_flags &= ~(flag)) #define rtsx_check_dev_flag(cr, flag) \ ((cr)->option.dev_flags & (flag)) struct rtsx_pcr { struct pci_dev *pci; unsigned int id; struct rtsx_cr_option option; struct rtsx_hw_param hw_param; /* pci resources */ unsigned long addr; void __iomem *remap_addr; int irq; /* host reserved buffer */ void *rtsx_resv_buf; dma_addr_t rtsx_resv_buf_addr; void *host_cmds_ptr; dma_addr_t host_cmds_addr; int ci; void *host_sg_tbl_ptr; dma_addr_t host_sg_tbl_addr; int sgi; u32 bier; char trans_result; unsigned int card_inserted; unsigned int card_removed; unsigned int card_exist; struct delayed_work carddet_work; spinlock_t lock; struct mutex pcr_mutex; struct completion *done; struct completion *finish_me; unsigned int cur_clock; bool remove_pci; bool msi_en; #define EXTRA_CAPS_SD_SDR50 (1 << 0) #define EXTRA_CAPS_SD_SDR104 (1 << 1) #define EXTRA_CAPS_SD_DDR50 (1 << 2) #define EXTRA_CAPS_MMC_HSDDR (1 << 3) #define EXTRA_CAPS_MMC_HS200 (1 << 4) #define EXTRA_CAPS_MMC_8BIT (1 << 5) #define EXTRA_CAPS_NO_MMC (1 << 7) #define EXTRA_CAPS_SD_EXPRESS (1 << 8) u32 extra_caps; #define IC_VER_A 0 #define IC_VER_B 1 #define IC_VER_C 2 #define IC_VER_D 3 u8 ic_version; u8 sd30_drive_sel_1v8; u8 sd30_drive_sel_3v3; u8 card_drive_sel; #define ASPM_L1_EN 0x02 u8 aspm_en; enum ASPM_MODE aspm_mode; bool aspm_enabled; #define PCR_MS_PMOS (1 << 0) #define PCR_REVERSE_SOCKET (1 << 1) u32 flags; u32 tx_initial_phase; u32 rx_initial_phase; const u32 *sd_pull_ctl_enable_tbl; const u32 *sd_pull_ctl_disable_tbl; const u32 *ms_pull_ctl_enable_tbl; const u32 *ms_pull_ctl_disable_tbl; const struct pcr_ops *ops; enum PDEV_STAT state; u16 reg_pm_ctrl3; int num_slots; struct rtsx_slot *slots; u8 dma_error_count; u8 ocp_stat; u8 ocp_stat2; u8 rtd3_en; }; #define PID_524A 0x524A #define PID_5249 0x5249 #define PID_5250 0x5250 #define PID_525A 0x525A #define PID_5260 0x5260 #define PID_5261 0x5261 #define PID_5228 0x5228 #define CHK_PCI_PID(pcr, pid) ((pcr)->pci->device == (pid)) #define PCI_VID(pcr) ((pcr)->pci->vendor) #define PCI_PID(pcr) ((pcr)->pci->device) #define is_version(pcr, pid, ver) \ (CHK_PCI_PID(pcr, pid) && (pcr)->ic_version == (ver)) #define is_version_higher_than(pcr, pid, ver) \ (CHK_PCI_PID(pcr, pid) && (pcr)->ic_version > (ver)) #define pcr_dbg(pcr, fmt, arg...) \ dev_dbg(&(pcr)->pci->dev, fmt, ##arg) #define SDR104_PHASE(val) ((val) & 0xFF) #define SDR50_PHASE(val) (((val) >> 8) & 0xFF) #define DDR50_PHASE(val) (((val) >> 16) & 0xFF) #define SDR104_TX_PHASE(pcr) SDR104_PHASE((pcr)->tx_initial_phase) #define SDR50_TX_PHASE(pcr) SDR50_PHASE((pcr)->tx_initial_phase) #define DDR50_TX_PHASE(pcr) DDR50_PHASE((pcr)->tx_initial_phase) #define SDR104_RX_PHASE(pcr) SDR104_PHASE((pcr)->rx_initial_phase) #define SDR50_RX_PHASE(pcr) SDR50_PHASE((pcr)->rx_initial_phase) #define DDR50_RX_PHASE(pcr) DDR50_PHASE((pcr)->rx_initial_phase) #define SET_CLOCK_PHASE(sdr104, sdr50, ddr50) \ (((ddr50) << 16) | ((sdr50) << 8) | (sdr104)) void rtsx_pci_start_run(struct rtsx_pcr *pcr); int rtsx_pci_write_register(struct rtsx_pcr *pcr, u16 addr, u8 mask, u8 data); int rtsx_pci_read_register(struct rtsx_pcr *pcr, u16 addr, u8 *data); int rtsx_pci_write_phy_register(struct rtsx_pcr *pcr, u8 addr, u16 val); int rtsx_pci_read_phy_register(struct rtsx_pcr *pcr, u8 addr, u16 *val); void rtsx_pci_stop_cmd(struct rtsx_pcr *pcr); void rtsx_pci_add_cmd(struct rtsx_pcr *pcr, u8 cmd_type, u16 reg_addr, u8 mask, u8 data); void rtsx_pci_send_cmd_no_wait(struct rtsx_pcr *pcr); int rtsx_pci_send_cmd(struct rtsx_pcr *pcr, int timeout); int rtsx_pci_transfer_data(struct rtsx_pcr *pcr, struct scatterlist *sglist, int num_sg, bool read, int timeout); int rtsx_pci_dma_map_sg(struct rtsx_pcr *pcr, struct scatterlist *sglist, int num_sg, bool read); void rtsx_pci_dma_unmap_sg(struct rtsx_pcr *pcr, struct scatterlist *sglist, int num_sg, bool read); int rtsx_pci_dma_transfer(struct rtsx_pcr *pcr, struct scatterlist *sglist, int count, bool read, int timeout); int rtsx_pci_read_ppbuf(struct rtsx_pcr *pcr, u8 *buf, int buf_len); int rtsx_pci_write_ppbuf(struct rtsx_pcr *pcr, u8 *buf, int buf_len); int rtsx_pci_card_pull_ctl_enable(struct rtsx_pcr *pcr, int card); int rtsx_pci_card_pull_ctl_disable(struct rtsx_pcr *pcr, int card); int rtsx_pci_switch_clock(struct rtsx_pcr *pcr, unsigned int card_clock, u8 ssc_depth, bool initial_mode, bool double_clk, bool vpclk); int rtsx_pci_card_power_on(struct rtsx_pcr *pcr, int card); int rtsx_pci_card_power_off(struct rtsx_pcr *pcr, int card); int rtsx_pci_card_exclusive_check(struct rtsx_pcr *pcr, int card); int rtsx_pci_switch_output_voltage(struct rtsx_pcr *pcr, u8 voltage); unsigned int rtsx_pci_card_exist(struct rtsx_pcr *pcr); void rtsx_pci_complete_unfinished_transfer(struct rtsx_pcr *pcr); static inline u8 *rtsx_pci_get_cmd_data(struct rtsx_pcr *pcr) { return (u8 *)(pcr->host_cmds_ptr); } static inline void rtsx_pci_write_be32(struct rtsx_pcr *pcr, u16 reg, u32 val) { rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, val >> 24); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, val >> 16); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, val >> 8); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, val); } static inline int rtsx_pci_update_phy(struct rtsx_pcr *pcr, u8 addr, u16 mask, u16 append) { int err; u16 val; err = rtsx_pci_read_phy_register(pcr, addr, &val); if (err < 0) return err; return rtsx_pci_write_phy_register(pcr, addr, (val & mask) | append); } #endif
Save
cmd:
run